PchReservedResources.h 3.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. /** @file
  2. PCH preserved MMIO resource definitions.
  3. Copyright (c) 2019 Intel Corporation. All rights reserved. <BR>
  4. SPDX-License-Identifier: BSD-2-Clause-Patent
  5. **/
  6. #ifndef _PCH_PRESERVED_RESOURCES_H_
  7. #define _PCH_PRESERVED_RESOURCES_H_
  8. /**
  9. Detailed recommended static allocation
  10. +-------------------------------------------------------------------------+
  11. | |
  12. | PCH preserved MMIO range, 32 MB, from 0xFC800000 to 0xFE7FFFFF |
  13. +-------------------------------------------------------------------------+
  14. | Size | Start | End | Usage |
  15. | 8 MB | 0xFC800000 | 0xFCFFFFFF | TraceHub SW BAR |
  16. | 16 MB | 0xFD000000 | 0xFDFFFFFF | SBREG |
  17. | 64 KB | 0xFE000000 | 0xFE00FFFF | PMC MBAR |
  18. | 4 KB | 0xFE010000 | 0xFE010FFF | SPI BAR0 |
  19. | 88 KB | 0xFE020000 | 0xFE035FFF | SerialIo BAR in ACPI mode |
  20. | 488 KB | 0xFE036000 | 0xFE0AFFFF | Unused |
  21. | 64 KB | 0xFE0B0000 | 0xFE0BFFFF | eSPI LGMR BAR |
  22. | 64 KB | 0xFE0C0000 | 0xFE0CFFFF | eSPI2 SEGMR BAR |
  23. | 192 KB | 0xFE0D0000 | 0xFE0FFFFF | Unused |
  24. | 1 MB | 0xFE100000 | 0xFE1FFFFF | TraceHub MTB BAR |
  25. | 2 MB | 0xFE200000 | 0xFE3FFFFF | TraceHub FW BAR |
  26. | 2 MB | 0xFE400000 | 0xFE5FFFFF | Unused |
  27. | 2 MB | 0xFE600000 | 0xFE7FFFFF | Temp address |
  28. +-------------------------------------------------------------------------+
  29. **/
  30. #define PCH_PRESERVED_BASE_ADDRESS 0xFC800000 ///< Pch preserved MMIO base address
  31. #define PCH_PRESERVED_MMIO_SIZE 0x02000000 ///< 28MB
  32. #define PCH_PCR_BASE_ADDRESS 0xFD000000 ///< SBREG MMIO base address
  33. #define PCH_PCR_MMIO_SIZE 0x01000000 ///< 16MB
  34. #define PCH_PWRM_BASE_ADDRESS 0xFE000000 ///< PMC MBAR MMIO base address
  35. #define PCH_PWRM_MMIO_SIZE 0x00010000 ///< 64KB
  36. #define PCH_SPI_BASE_ADDRESS 0xFE010000 ///< SPI BAR0 MMIO base address
  37. #define PCH_SPI_MMIO_SIZE 0x00001000 ///< 4KB
  38. #define PCH_SERIAL_IO_BASE_ADDRESS 0xFE020000 ///< SerialIo MMIO base address
  39. #define PCH_SERIAL_IO_MMIO_SIZE 0x00016000 ///< 88KB
  40. #define PCH_TRACE_HUB_MTB_BASE_ADDRESS 0xFE100000 ///< TraceHub MTB MMIO base address
  41. #define PCH_TRACE_HUB_MTB_MMIO_SIZE 0x00100000 ///< 1MB
  42. #define PCH_TRACE_HUB_FW_BASE_ADDRESS 0xFE200000 ///< TraceHub FW MMIO base address
  43. #define PCH_TRACE_HUB_FW_MMIO_SIZE 0x00200000 ///< 2MB
  44. #define PCH_TEMP_BASE_ADDRESS 0xFE600000 ///< preserved temp address for misc usage,
  45. #define PCH_TEMP_MMIO_SIZE 0x00200000 ///< 2MB
  46. #endif // _PCH_PRESERVED_RESOURCES_H_