Fadt.h 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. /** @file
  2. This file describes the contents of the ACPI Fixed ACPI Description Table (FADT)
  3. . Some additional ACPI values are defined in Acpi10.h, Acpi20.h, and Acpi30.h
  4. All changes to the FADT contents should be done in this file.
  5. Copyright (c) 2013-2015 Intel Corporation.
  6. SPDX-License-Identifier: BSD-2-Clause-Patent
  7. **/
  8. #ifndef _FADT_H_
  9. #define _FADT_H_
  10. //
  11. // Statements that include other files
  12. //
  13. #include <IndustryStandard/Acpi.h>
  14. //
  15. // ACPI table information used to initialize tables.
  16. //
  17. #define EFI_ACPI_OEM_ID 'I','N','T','E','L',' ' // OEMID 6 bytes long
  18. #define EFI_ACPI_OEM_TABLE_ID SIGNATURE_64('T','I','A','N','O',' ',' ',' ') // OEM table id 8 bytes long
  19. #define EFI_ACPI_OEM_REVISION 0x00000004
  20. #define EFI_ACPI_CREATOR_ID SIGNATURE_32('I','N','T','L')
  21. #define EFI_ACPI_CREATOR_REVISION 0x0100000D
  22. //
  23. // FADT Definitions
  24. //
  25. #define PM_PROFILE 0x01
  26. #define INT_MODEL 0x01
  27. #define SCI_INT_VECTOR 0x0009
  28. #define ACPI_ENABLE 0x0a0
  29. #define ACPI_DISABLE 0x0a1
  30. #define S4BIOS_REQ 0x00
  31. #define PM1_EVT_LEN 0x04
  32. #define PM1_CNT_LEN 0x02
  33. #define PM2_CNT_LEN 0x00
  34. #define PM_TM_LEN 0x04
  35. #define GPE0_BLK_LEN 0x08
  36. #define GPE1_BLK_LEN 0x00
  37. #define GPE1_BASE 0x00
  38. #define RESERVED 0x00
  39. #define P_LVL2_LAT 0x0065
  40. #define P_LVL3_LAT 0x03e9
  41. #define FLUSH_SIZE 0x0400
  42. #define FLUSH_STRIDE 0x0010
  43. #define DUTY_OFFSET 0x01
  44. #define DUTY_WIDTH 0x03
  45. #define DAY_ALRM 0x00
  46. #define MON_ALRM 0x00
  47. #define CENTURY 0x00
  48. #define IAPC_BOOT_ARCH EFI_ACPI_2_0_LEGACY_DEVICES
  49. #define FLAG (EFI_ACPI_1_0_WBINVD | EFI_ACPI_1_0_PROC_C1 | EFI_ACPI_1_0_SLP_BUTTON | EFI_ACPI_1_0_RTC_S4)
  50. #define FLAG2 (EFI_ACPI_2_0_WBINVD | EFI_ACPI_2_0_PROC_C1 | EFI_ACPI_2_0_PWR_BUTTON | EFI_ACPI_2_0_SLP_BUTTON | EFI_ACPI_2_0_RTC_S4 | EFI_ACPI_2_0_RESET_REG_SUP | EFI_ACPI_3_0_USE_PLATFORM_CLOCK)
  51. #define RESET_REG_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  52. #define RESET_REG_BIT_WIDTH 0x08
  53. #define RESET_REG_BIT_OFFSET 0x00
  54. #define RESET_REG_ADDRESS 0x0000000000000CF9
  55. #define RESET_VALUE 0x02
  56. #define ACPI_RUNTIME_UPDATE 0x00
  57. #define PM1a_EVT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  58. #define PM1a_EVT_BLK_BIT_WIDTH 0x20
  59. #define PM1a_EVT_BLK_BIT_OFFSET 0x00
  60. #define PM1b_EVT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  61. #define PM1b_EVT_BLK_BIT_WIDTH 0x00
  62. #define PM1b_EVT_BLK_BIT_OFFSET 0x00
  63. #define PM1b_EVT_BLK_ADDRESS 0x0000000000000000
  64. #define PM1a_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  65. #define PM1a_CNT_BLK_BIT_WIDTH 0x10
  66. #define PM1a_CNT_BLK_BIT_OFFSET 0x00
  67. #define PM1b_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  68. #define PM1b_CNT_BLK_BIT_WIDTH 0x00
  69. #define PM1b_CNT_BLK_BIT_OFFSET 0x00
  70. #define PM1b_CNT_BLK_ADDRESS 0x0000000000000000
  71. #define PM2_CNT_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  72. #define PM2_CNT_BLK_BIT_WIDTH 0x00
  73. #define PM2_CNT_BLK_BIT_OFFSET 0x00
  74. #define PM2_CNT_BLK_ADDRESS 0x0000000000000000
  75. #define PM_TMR_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  76. #define PM_TMR_BLK_BIT_WIDTH 0x20
  77. #define PM_TMR_BLK_BIT_OFFSET 0x00
  78. #define GPE0_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  79. #define GPE0_BLK_BIT_WIDTH 0x40
  80. #define GPE0_BLK_BIT_OFFSET 0x00
  81. #define GPE1_BLK_ADDRESS_SPACE_ID EFI_ACPI_2_0_SYSTEM_IO
  82. #define GPE1_BLK_BIT_WIDTH 0x00
  83. #define GPE1_BLK_BIT_OFFSET 0x00
  84. #define GPE1_BLK_ADDRESS 0x0000000000000000
  85. #endif