QuarkSouthCluster.asi 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110
  1. /** @file
  2. Quark South Cluster Devices.
  3. Copyright (c) 2013-2015 Intel Corporation.
  4. SPDX-License-Identifier: BSD-2-Clause-Patent
  5. **/
  6. #ifndef QuarkSouthCluster_asi
  7. #define QuarkSouthCluster_asi
  8. Device (SDIO) // SDIO [Bus 0, Device 20, Function 0]
  9. {
  10. Name(_ADR,0x00140000) // Device (HI WORD)=20, Func (LO WORD)=0
  11. Name(_STA,0xF) // Enabled, do Display
  12. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  13. }
  14. Device (URT0) // UART0 [Bus 0, Device 20, Function 1]
  15. {
  16. Name(_ADR,0x00140001) // Device (HI WORD)=20, Func (LO WORD)=1
  17. Name(_STA,0xF) // Enabled, do Display
  18. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  19. }
  20. Device (USBD) // USB Device [Bus 0, Device 20, Function 2]
  21. {
  22. Name(_ADR,0x00140002) // Device (HI WORD)=20, Func (LO WORD)=2
  23. Name(_STA,0xF) // Enabled, do Display
  24. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  25. }
  26. Device (EHCI) // EHCI [Bus 0, Device 20, Function 3]
  27. {
  28. Name(_ADR,0x00140003) // Device (HI WORD)=20, Func (LO WORD)=3
  29. Name(_STA,0xF) // Enabled, do Display
  30. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  31. }
  32. Device (OHCI) // OHCI [Bus 0, Device 20, Function 4]
  33. {
  34. Name(_ADR,0x00140004) // Device (HI WORD)=20, Func (LO WORD)=4
  35. Name(_STA,0xF) // Enabled, do Display
  36. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  37. }
  38. Device (URT1) // UART1 [Bus 0, Device 20, Function 5]
  39. {
  40. Name(_ADR,0x00140005) // Device (HI WORD)=20, Func (LO WORD)=5
  41. Name(_STA,0xF) // Enabled, do Display
  42. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  43. }
  44. Device (ENT0) // Ethernet0 [Bus 0, Device 20, Function 6]
  45. {
  46. Name(_ADR,0x00140006) // Device (HI WORD)=20, Func (LO WORD)=6
  47. Name(_STA,0xF) // Enabled, do Display
  48. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  49. }
  50. Device (ENT1) // Ethernet1 [Bus 0, Device 20, Function 7]
  51. {
  52. Name(_ADR,0x00140007) // Device (HI WORD)=20, Func (LO WORD)=7
  53. Name(_STA,0xF) // Enabled, do Display
  54. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  55. }
  56. Device (SPI0) // SPI0 [Bus 0, Device 21, Function 0]
  57. {
  58. Name(_ADR,0x00150000) // Device (HI WORD)=21, Func (LO WORD)=0
  59. Name(_STA,0xF) // Enabled, do Display
  60. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  61. }
  62. Device (SPI1) // SPI1 [Bus 0, Device 21, Function 1]
  63. {
  64. Name(_ADR,0x00150001) // Device (HI WORD)=21, Func (LO WORD)=1
  65. Name(_STA,0xF) // Enabled, do Display
  66. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  67. }
  68. Device (GIP0) // I2C/GPIO [Bus 0, Device 21, Function 2]
  69. {
  70. Name(_ADR,0x00150002) // Device (HI WORD)=21, Func (LO WORD)=2
  71. Name(_STA,0xF) // Enabled, do Display
  72. Name(_PRW,Package(){0x0F,0x03}) // GPE pin 0x0F, Wake from S3 -- PCI PME#
  73. Device(GPO_) // GPIO Virtual Child Device- for BAR0 resources
  74. {
  75. Name(_ADR, 0)
  76. Name(_STA, 0xf)
  77. Name(_PRW, Package(0x2)
  78. {
  79. 0xf,
  80. 0x3
  81. })
  82. }
  83. Device(I2C_) // I2C Controller Virtual Child Device- for BAR1 resources
  84. {
  85. Name(_ADR, 1)
  86. Name(_STA, 0xf)
  87. Name(_PRW, Package(0x2)
  88. {
  89. 0xf,
  90. 0x3
  91. })
  92. }
  93. }
  94. #endif