CpuExceptionHandlerLib.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110
  1. /** @file
  2. RISC-V Exception Handler library definition file.
  3. Copyright (c) 2019-2022, Hewlett Packard Enterprise Development LP. All rights reserved.<BR>
  4. SPDX-License-Identifier: BSD-2-Clause-Patent
  5. **/
  6. #ifndef RISCV_CPU_EXECPTION_HANDLER_LIB_H_
  7. #define RISCV_CPU_EXECPTION_HANDLER_LIB_H_
  8. extern void
  9. SupervisorModeTrap (
  10. void
  11. );
  12. //
  13. // Index of SMode trap register
  14. //
  15. #define SMODE_TRAP_REGS_zero 0
  16. #define SMODE_TRAP_REGS_ra 1
  17. #define SMODE_TRAP_REGS_sp 2
  18. #define SMODE_TRAP_REGS_gp 3
  19. #define SMODE_TRAP_REGS_tp 4
  20. #define SMODE_TRAP_REGS_t0 5
  21. #define SMODE_TRAP_REGS_t1 6
  22. #define SMODE_TRAP_REGS_t2 7
  23. #define SMODE_TRAP_REGS_s0 8
  24. #define SMODE_TRAP_REGS_s1 9
  25. #define SMODE_TRAP_REGS_a0 10
  26. #define SMODE_TRAP_REGS_a1 11
  27. #define SMODE_TRAP_REGS_a2 12
  28. #define SMODE_TRAP_REGS_a3 13
  29. #define SMODE_TRAP_REGS_a4 14
  30. #define SMODE_TRAP_REGS_a5 15
  31. #define SMODE_TRAP_REGS_a6 16
  32. #define SMODE_TRAP_REGS_a7 17
  33. #define SMODE_TRAP_REGS_s2 18
  34. #define SMODE_TRAP_REGS_s3 19
  35. #define SMODE_TRAP_REGS_s4 20
  36. #define SMODE_TRAP_REGS_s5 21
  37. #define SMODE_TRAP_REGS_s6 22
  38. #define SMODE_TRAP_REGS_s7 23
  39. #define SMODE_TRAP_REGS_s8 24
  40. #define SMODE_TRAP_REGS_s9 25
  41. #define SMODE_TRAP_REGS_s10 26
  42. #define SMODE_TRAP_REGS_s11 27
  43. #define SMODE_TRAP_REGS_t3 28
  44. #define SMODE_TRAP_REGS_t4 29
  45. #define SMODE_TRAP_REGS_t5 30
  46. #define SMODE_TRAP_REGS_t6 31
  47. #define SMODE_TRAP_REGS_sepc 32
  48. #define SMODE_TRAP_REGS_sstatus 33
  49. #define SMODE_TRAP_REGS_sie 34
  50. #define SMODE_TRAP_REGS_last 35
  51. #define SMODE_TRAP_REGS_OFFSET(x) ((SMODE_TRAP_REGS_##x) * __SIZEOF_POINTER__)
  52. #define SMODE_TRAP_REGS_SIZE SMODE_TRAP_REGS_OFFSET(last)
  53. #pragma pack(1)
  54. typedef struct {
  55. //
  56. // Below are follow the format of EFI_SYSTEM_CONTEXT
  57. //
  58. RISC_V_REGS_PROTOTYPE zero;
  59. RISC_V_REGS_PROTOTYPE ra;
  60. RISC_V_REGS_PROTOTYPE sp;
  61. RISC_V_REGS_PROTOTYPE gp;
  62. RISC_V_REGS_PROTOTYPE tp;
  63. RISC_V_REGS_PROTOTYPE t0;
  64. RISC_V_REGS_PROTOTYPE t1;
  65. RISC_V_REGS_PROTOTYPE t2;
  66. RISC_V_REGS_PROTOTYPE s0;
  67. RISC_V_REGS_PROTOTYPE s1;
  68. RISC_V_REGS_PROTOTYPE a0;
  69. RISC_V_REGS_PROTOTYPE a1;
  70. RISC_V_REGS_PROTOTYPE a2;
  71. RISC_V_REGS_PROTOTYPE a3;
  72. RISC_V_REGS_PROTOTYPE a4;
  73. RISC_V_REGS_PROTOTYPE a5;
  74. RISC_V_REGS_PROTOTYPE a6;
  75. RISC_V_REGS_PROTOTYPE a7;
  76. RISC_V_REGS_PROTOTYPE s2;
  77. RISC_V_REGS_PROTOTYPE s3;
  78. RISC_V_REGS_PROTOTYPE s4;
  79. RISC_V_REGS_PROTOTYPE s5;
  80. RISC_V_REGS_PROTOTYPE s6;
  81. RISC_V_REGS_PROTOTYPE s7;
  82. RISC_V_REGS_PROTOTYPE s8;
  83. RISC_V_REGS_PROTOTYPE s9;
  84. RISC_V_REGS_PROTOTYPE s10;
  85. RISC_V_REGS_PROTOTYPE s11;
  86. RISC_V_REGS_PROTOTYPE t3;
  87. RISC_V_REGS_PROTOTYPE t4;
  88. RISC_V_REGS_PROTOTYPE t5;
  89. RISC_V_REGS_PROTOTYPE t6;
  90. //
  91. // Below are the additional information to
  92. // EFI_SYSTEM_CONTEXT, private to supervisor mode trap
  93. // and not public to EFI environment.
  94. //
  95. RISC_V_REGS_PROTOTYPE sepc;
  96. RISC_V_REGS_PROTOTYPE sstatus;
  97. RISC_V_REGS_PROTOTYPE sie;
  98. } SMODE_TRAP_REGISTERS;
  99. #pragma pack()
  100. #endif