hifive-unleashed-a00.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. /* Copyright (c) 2018-2019 SiFive, Inc */
  3. #include "fu540-c000.dtsi"
  4. /*#include <dt-bindings/gpio/gpio.h>*/
  5. #include "gpio.h"
  6. /* Clock frequency (in Hz) of the PCB crystal for rtcclk */
  7. #define RTCCLK_FREQ 1000000
  8. / {
  9. #address-cells = <2>;
  10. #size-cells = <2>;
  11. model = "SiFive HiFive Unleashed A00";
  12. compatible = "sifive,hifive-unleashed-a00", "sifive,fu540-c000";
  13. chosen {
  14. stdout-path = "serial0";
  15. };
  16. cpus {
  17. timebase-frequency = <RTCCLK_FREQ>;
  18. };
  19. memory@80000000 {
  20. device_type = "memory";
  21. reg = <0x0 0x80000000 0x2 0x00000000>;
  22. };
  23. soc {
  24. };
  25. hfclk: hfclk {
  26. #clock-cells = <0>;
  27. compatible = "fixed-clock";
  28. clock-frequency = <33333333>;
  29. clock-output-names = "hfclk";
  30. };
  31. rtcclk: rtcclk {
  32. #clock-cells = <0>;
  33. compatible = "fixed-clock";
  34. clock-frequency = <RTCCLK_FREQ>;
  35. clock-output-names = "rtcclk";
  36. };
  37. gpio-restart {
  38. compatible = "gpio-restart";
  39. gpios = <&gpio 10 GPIO_ACTIVE_LOW>;
  40. };
  41. };
  42. &uart0 {
  43. status = "okay";
  44. };
  45. &uart1 {
  46. status = "okay";
  47. };
  48. &i2c0 {
  49. status = "okay";
  50. };
  51. &qspi0 {
  52. status = "okay";
  53. flash@0 {
  54. compatible = "issi,is25wp256", "jedec,spi-nor";
  55. reg = <0>;
  56. spi-max-frequency = <50000000>;
  57. m25p,fast-read;
  58. spi-tx-bus-width = <4>;
  59. spi-rx-bus-width = <4>;
  60. };
  61. };
  62. &qspi2 {
  63. status = "okay";
  64. mmc@0 {
  65. compatible = "mmc-spi-slot";
  66. reg = <0>;
  67. spi-max-frequency = <20000000>;
  68. voltage-ranges = <3300 3300>;
  69. disable-wp;
  70. };
  71. };
  72. &eth0 {
  73. status = "okay";
  74. phy-mode = "gmii";
  75. phy-handle = <&phy0>;
  76. phy0: ethernet-phy@0 {
  77. reg = <0>;
  78. };
  79. };
  80. &pwm0 {
  81. status = "okay";
  82. };
  83. &pwm1 {
  84. status = "okay";
  85. };
  86. &gpio {
  87. status = "okay";
  88. };