123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309 |
- /** @file
- ACPI DSDT table
- Copyright (c) 2020, Intel Corporation. All rights reserved.<BR>
- SPDX-License-Identifier: BSD-2-Clause-Patent
- **/
- Scope(\_SB) {
- Name(PD00, Package(){
- // If the setting changed in PCH PxRcConfig policy, platform should also update static assignment here.
- // PCI Bridge
- // D31: cAVS, SMBus, GbE, Nothpeak
- Package(){0x001FFFFF, 0, 0, 11 },
- Package(){0x001FFFFF, 1, 0, 10 },
- Package(){0x001FFFFF, 2, 0, 11 },
- Package(){0x001FFFFF, 3, 0, 11 },
- // D30: SerialIo and SCS - can't use PIC
- // D29: PCI Express Port 9-16
- Package(){0x001DFFFF, 0, 0, 11 },
- Package(){0x001DFFFF, 1, 0, 10 },
- Package(){0x001DFFFF, 2, 0, 11 },
- Package(){0x001DFFFF, 3, 0, 11 },
- // D28: PCI Express Port 1-8
- Package(){0x001CFFFF, 0, 0, 11 },
- Package(){0x001CFFFF, 1, 0, 10 },
- Package(){0x001CFFFF, 2, 0, 11 },
- Package(){0x001CFFFF, 3, 0, 11 },
- // D27: PCI Express Port 17-20
- Package(){0x001BFFFF, 0, 0, 11 },
- Package(){0x001BFFFF, 1, 0, 10 },
- Package(){0x001BFFFF, 2, 0, 11 },
- Package(){0x001BFFFF, 3, 0, 11 },
- // D25: SerialIo - can't use PIC
- // D23: SATA controller
- Package(){0x0017FFFF, 0, 0, 11 },
- // D22: CSME (HECI, IDE-R, Keyboard and Text redirection
- Package(){0x0016FFFF, 0, 0, 11 },
- Package(){0x0016FFFF, 1, 0, 10 },
- Package(){0x0016FFFF, 2, 0, 11 },
- Package(){0x0016FFFF, 3, 0, 11 },
- // D21: SerialIo - can't use PIC
- // D20: xHCI, OTG, Thermal Subsystem, Camera IO Host Controller
- // D20: xHCI, OTG, CNVi WiFi, SDcard
- Package(){0x0014FFFF, 0, 0, 11 },
- Package(){0x0014FFFF, 1, 0, 10 },
- Package(){0x0014FFFF, 2, 0, 11 },
- Package(){0x0014FFFF, 3, 0, 11 },
- // D19: Integrated Sensor Hub - can't use PIC
- // D18: Thermal, UFS, SerialIo SPI2 - can't use PIC
- Package(){0x0012FFFF, 0, 0, 11 },
- Package(){0x0012FFFF, 1, 0, 10 },
- Package(){0x0012FFFF, 2, 0, 11 },
- Package(){0x0012FFFF, 3, 0, 11 },
- // Host Bridge
- // P.E.G. Root Port D1F0
- Package(){0x0001FFFF, 0, 0, 11 },
- Package(){0x0001FFFF, 1, 0, 10 },
- Package(){0x0001FFFF, 2, 0, 11 },
- Package(){0x0001FFFF, 3, 0, 11 },
- // P.E.G. Root Port D1F1
- // P.E.G. Root Port D1F2
- // SA IGFX Device
- Package(){0x0002FFFF, 0, 0, 11 },
- // SA Thermal Device
- Package(){0x0004FFFF, 0, 0, 11 },
- // SA IPU Device
- Package(){0x0005FFFF, 0, 0, 11 },
- // SA GNA Device
- Package(){0x0008FFFF, 0, 0, 11 },
- })
- Name(AR00, Package(){
- // PCI Bridge
- // D31: cAVS, SMBus, GbE, Nothpeak
- Package(){0x001FFFFF, 0, 0, 16 },
- Package(){0x001FFFFF, 1, 0, 17 },
- Package(){0x001FFFFF, 2, 0, 18 },
- Package(){0x001FFFFF, 3, 0, 19 },
- // D30: SerialIo and SCS
- Package(){0x001EFFFF, 0, 0, 20 },
- Package(){0x001EFFFF, 1, 0, 21 },
- Package(){0x001EFFFF, 2, 0, 22 },
- Package(){0x001EFFFF, 3, 0, 23 },
- // D29: PCI Express Port 9-16
- Package(){0x001DFFFF, 0, 0, 16 },
- Package(){0x001DFFFF, 1, 0, 17 },
- Package(){0x001DFFFF, 2, 0, 18 },
- Package(){0x001DFFFF, 3, 0, 19 },
- // D28: PCI Express Port 1-8
- Package(){0x001CFFFF, 0, 0, 16 },
- Package(){0x001CFFFF, 1, 0, 17 },
- Package(){0x001CFFFF, 2, 0, 18 },
- Package(){0x001CFFFF, 3, 0, 19 },
- // D27: PCI Express Port 17-20
- Package(){0x001BFFFF, 0, 0, 16 },
- Package(){0x001BFFFF, 1, 0, 17 },
- Package(){0x001BFFFF, 2, 0, 18 },
- Package(){0x001BFFFF, 3, 0, 19 },
- // D26: eMMC
- Package(){0x001AFFFF, 0, 0, 16 },
- Package(){0x001AFFFF, 1, 0, 17 },
- Package(){0x001AFFFF, 2, 0, 18 },
- Package(){0x001AFFFF, 3, 0, 19 },
- // D25: SerialIo
- Package(){0x0019FFFF, 0, 0, 32 },
- Package(){0x0019FFFF, 1, 0, 33 },
- Package(){0x0019FFFF, 2, 0, 34 },
- // D23: SATA controller
- Package(){0x0017FFFF, 0, 0, 16 },
- // D22: CSME (HECI, IDE-R, Keyboard and Text redirection
- Package(){0x0016FFFF, 0, 0, 16 },
- Package(){0x0016FFFF, 1, 0, 17 },
- Package(){0x0016FFFF, 2, 0, 18 },
- Package(){0x0016FFFF, 3, 0, 19 },
- // D21: SerialIo
- Package(){0x0015FFFF, 0, 0, 16 },
- Package(){0x0015FFFF, 1, 0, 17 },
- Package(){0x0015FFFF, 2, 0, 18 },
- Package(){0x0015FFFF, 3, 0, 19 },
- // D20: xHCI, OTG, Thermal Subsystem, Camera IO Host Controller
- // D20: xHCI, OTG, CNVi WiFi, SDcard
- Package(){0x0014FFFF, 0, 0, 16 },
- Package(){0x0014FFFF, 1, 0, 17 },
- Package(){0x0014FFFF, 2, 0, 18 },
- Package(){0x0014FFFF, 3, 0, 19 },
- // D19: Integrated Sensor Hub
- Package(){0x0013FFFF, 0, 0, 20 },
- // D18: Thermal, UFS, SerialIo SPI 2
- Package(){0x0012FFFF, 0, 0, 16 },
- Package(){0x0012FFFF, 1, 0, 24 },
- Package(){0x0012FFFF, 2, 0, 18 },
- Package(){0x0012FFFF, 3, 0, 19 },
- // Host Bridge
- // P.E.G. Root Port D1F0
- Package(){0x0001FFFF, 0, 0, 16 },
- Package(){0x0001FFFF, 1, 0, 17 },
- Package(){0x0001FFFF, 2, 0, 18 },
- Package(){0x0001FFFF, 3, 0, 19 },
- // P.E.G. Root Port D1F1
- // P.E.G. Root Port D1F2
- // SA IGFX Device
- Package(){0x0002FFFF, 0, 0, 16 },
- // SA Thermal Device
- Package(){0x0004FFFF, 0, 0, 16 },
- // SA IPU Device
- Package(){0x0005FFFF, 0, 0, 16 },
- // SA GNA Device
- Package(){0x0008FFFF, 0, 0, 16 },
- })
- Name(PD04, Package(){
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 10 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR04, Package(){
- Package(){0x0000FFFF, 0, 0, 16 },
- Package(){0x0000FFFF, 1, 0, 17 },
- Package(){0x0000FFFF, 2, 0, 18 },
- Package(){0x0000FFFF, 3, 0, 19 },
- })
- Name(PD05, Package(){
- Package(){0x0000FFFF, 0, 0, 10 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR05, Package(){
- Package(){0x0000FFFF, 0, 0, 17 },
- Package(){0x0000FFFF, 1, 0, 18 },
- Package(){0x0000FFFF, 2, 0, 19 },
- Package(){0x0000FFFF, 3, 0, 16 },
- })
- Name(PD06, Package(){
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 10 },
- })
- Name(AR06, Package(){
- Package(){0x0000FFFF, 0, 0, 18 },
- Package(){0x0000FFFF, 1, 0, 19 },
- Package(){0x0000FFFF, 2, 0, 16 },
- Package(){0x0000FFFF, 3, 0, 17 },
- })
- Name(PD07, Package(){
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 10 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR07, Package(){
- Package(){0x0000FFFF, 0, 0, 19 },
- Package(){0x0000FFFF, 1, 0, 16 },
- Package(){0x0000FFFF, 2, 0, 17 },
- Package(){0x0000FFFF, 3, 0, 18 },
- })
- Name(PD08, Package(){
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 10 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR08, Package(){
- Package(){0x0000FFFF, 0, 0, 16 },
- Package(){0x0000FFFF, 1, 0, 17 },
- Package(){0x0000FFFF, 2, 0, 18 },
- Package(){0x0000FFFF, 3, 0, 19 },
- })
- Name(PD09, Package(){
- Package(){0x0000FFFF, 0, 0, 10 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR09, Package(){
- Package(){0x0000FFFF, 0, 0, 17 },
- Package(){0x0000FFFF, 1, 0, 18 },
- Package(){0x0000FFFF, 2, 0, 19 },
- Package(){0x0000FFFF, 3, 0, 16 },
- })
- Name(PD0E, Package(){
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 10 },
- })
- Name(AR0E, Package(){
- Package(){0x0000FFFF, 0, 0, 18 },
- Package(){0x0000FFFF, 1, 0, 19 },
- Package(){0x0000FFFF, 2, 0, 16 },
- Package(){0x0000FFFF, 3, 0, 17 },
- })
- Name(PD0F, Package(){
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 10 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR0F, Package(){
- Package(){0x0000FFFF, 0, 0, 19 },
- Package(){0x0000FFFF, 1, 0, 16 },
- Package(){0x0000FFFF, 2, 0, 17 },
- Package(){0x0000FFFF, 3, 0, 18 },
- })
- Name(PD02, Package(){
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 10 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR02, Package(){
- // P.E.G. Port Slot x16
- Package(){0x0000FFFF, 0, 0, 16 },
- Package(){0x0000FFFF, 1, 0, 17 },
- Package(){0x0000FFFF, 2, 0, 18 },
- Package(){0x0000FFFF, 3, 0, 19 },
- })
- Name(PD0A, Package(){
- // P.E.G. Port Slot x8
- Package(){0x0000FFFF, 0, 0, 10 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 11 },
- })
- Name(AR0A, Package(){
- // P.E.G. Port Slot x8
- Package(){0x0000FFFF, 0, 0, 17 },
- Package(){0x0000FFFF, 1, 0, 18 },
- Package(){0x0000FFFF, 2, 0, 19 },
- Package(){0x0000FFFF, 3, 0, 16 },
- })
- Name(PD0B, Package(){
- // P.E.G. Port Slot x4
- Package(){0x0000FFFF, 0, 0, 11 },
- Package(){0x0000FFFF, 1, 0, 11 },
- Package(){0x0000FFFF, 2, 0, 11 },
- Package(){0x0000FFFF, 3, 0, 10 },
- })
- Name(AR0B, Package(){
- // P.E.G. Port Slot x4
- Package(){0x0000FFFF, 0, 0, 18 },
- Package(){0x0000FFFF, 1, 0, 19 },
- Package(){0x0000FFFF, 2, 0, 16 },
- Package(){0x0000FFFF, 3, 0, 17 },
- })
- //---------------------------------------------------------------------------
- // Begin PCI tree object scope
- //---------------------------------------------------------------------------
- Device(PCI0) { // PCI Bridge "Host Bridge"
- Name(_HID, EISAID("PNP0A08")) // Indicates PCI Express/PCI-X Mode2 host hierarchy
- Name(_CID, EISAID("PNP0A03")) // To support legacy OS that doesn't understand the new HID
- Name(_SEG, 0)
- Name(_ADR, 0x00000000)
- Method(^BN00, 0){ return(0x0000) } // Returns default Bus number for Peer PCI busses. Name can be overriden with control method placed directly under Device scope
- Method(_BBN, 0){ return(BN00()) } // Bus number, optional for the Root PCI Bus
- Name(_UID, 0x0000) // Unique Bus ID, optional
- Method(_PRT,0) {
- If(PICM) {Return(AR00)} // APIC mode
- Return (PD00) // PIC Mode
- } // end _PRT
- Include("HostBus.asl")
- } // end PCI0 Bridge "Host Bridge"
- } // end _SB scope
|