OpenBoardPkg.fdf 9.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304
  1. ## @file
  2. #
  3. # Copyright (c) 2019 Intel Corporation. All rights reserved. <BR>
  4. #
  5. # SPDX-License-Identifier: BSD-2-Clause-Patent
  6. #
  7. ##
  8. [Defines]
  9. !include OpenBoardPkg.fdf.inc
  10. #
  11. # Build the variable store and the firmware code as one unified flash device
  12. # image.
  13. #
  14. [FD.SIMICSX58IA32X64]
  15. BaseAddress = $(FW_BASE_ADDRESS)
  16. Size = $(FW_SIZE)
  17. ErasePolarity = 1
  18. BlockSize = $(BLOCK_SIZE)
  19. NumBlocks = $(FW_BLOCKS)
  20. !include VarStore.fdf.inc
  21. $(VARS_SIZE)|0x00002000
  22. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize
  23. #NV_FTW_WORKING
  24. DATA = {
  25. # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature = gEdkiiWorkingBlockSignatureGuid =
  26. # { 0x9e58292b, 0x7c68, 0x497d, { 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95 }}
  27. 0x2b, 0x29, 0x58, 0x9e, 0x68, 0x7c, 0x7d, 0x49,
  28. 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95,
  29. # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Reserved
  30. 0xE2, 0x33, 0xF2, 0x03, 0xFE, 0xFF, 0xFF, 0xFF,
  31. # WriteQueueSize: UINT64
  32. 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
  33. }
  34. 0x00040000|0x00040000
  35. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize
  36. #NV_FTW_SPARE
  37. 0x00080000|0x0016C000
  38. FV = FVMAIN_COMPACT
  39. $(SECFV_OFFSET)|$(SECFV_SIZE)
  40. FV = FvTempMemorySilicon
  41. #
  42. # Build the variable store and the firmware code as separate flash device
  43. # images.
  44. #
  45. [FD.SIMICS_VARS]
  46. BaseAddress = $(FW_BASE_ADDRESS)
  47. Size = 0x80000
  48. ErasePolarity = 1
  49. BlockSize = $(BLOCK_SIZE)
  50. NumBlocks = 0x80
  51. !include VarStore.fdf.inc
  52. [FD.SIMICS_CODE]
  53. BaseAddress = $(CODE_BASE_ADDRESS)
  54. Size = $(CODE_SIZE)
  55. ErasePolarity = 1
  56. BlockSize = $(BLOCK_SIZE)
  57. NumBlocks = $(CODE_BLOCKS)
  58. 0x00000000|0x0016C000
  59. FV = FVMAIN_COMPACT
  60. 0x0016C000|$(SECFV_SIZE)
  61. FV = FvTempMemorySilicon
  62. [FD.MEMFD]
  63. BaseAddress = $(MEMFD_BASE_ADDRESS)
  64. Size = 0xB00000
  65. ErasePolarity = 1
  66. BlockSize = 0x10000
  67. NumBlocks = 0xB0
  68. 0x000000|0x006000
  69. gBoardModuleTokenSpaceGuid.PcdSimicsSecPageTablesBase|gBoardModuleTokenSpaceGuid.PcdSimicsSecPageTablesSize
  70. 0x006000|0x001000
  71. gBoardModuleTokenSpaceGuid.PcdSimicsLockBoxStorageBase|gBoardModuleTokenSpaceGuid.PcdSimicsLockBoxStorageSize
  72. 0x007000|0x001000
  73. gEfiMdePkgTokenSpaceGuid.PcdGuidedExtractHandlerTableAddress|gBoardModuleTokenSpaceGuid.PcdGuidedExtractHandlerTableSize
  74. 0x010000|0x008000
  75. gBoardModuleTokenSpaceGuid.PcdSimicsSecPeiTempRamBase|gBoardModuleTokenSpaceGuid.PcdSimicsSecPeiTempRamSize
  76. 0x020000|0x0E0000
  77. gBoardModuleTokenSpaceGuid.PcdSimicsPeiMemFvBase|gBoardModuleTokenSpaceGuid.PcdSimicsPeiMemFvSize
  78. FV = FvPreMemory
  79. 0x100000|0xA00000
  80. gBoardModuleTokenSpaceGuid.PcdSimicsDxeMemFvBase|gBoardModuleTokenSpaceGuid.PcdSimicsDxeMemFvSize
  81. FV = DXEFV
  82. ################################################################################
  83. [FV.FvTempMemorySilicon]
  84. FvAlignment = 16
  85. FvForceRebase = TRUE
  86. ERASE_POLARITY = 1
  87. MEMORY_MAPPED = TRUE
  88. STICKY_WRITE = TRUE
  89. LOCK_CAP = TRUE
  90. LOCK_STATUS = TRUE
  91. WRITE_DISABLED_CAP = TRUE
  92. WRITE_ENABLED_CAP = TRUE
  93. WRITE_STATUS = TRUE
  94. WRITE_LOCK_CAP = TRUE
  95. WRITE_LOCK_STATUS = TRUE
  96. READ_DISABLED_CAP = TRUE
  97. READ_ENABLED_CAP = TRUE
  98. READ_STATUS = TRUE
  99. READ_LOCK_CAP = TRUE
  100. READ_LOCK_STATUS = TRUE
  101. FvNameGuid = 229EEDCE-8E76-4809-B233-EC36BFBF6989
  102. INF RuleOverride=RESET_SECMAIN USE = IA32 $(BOARD_PKG)/SecCore/SecMain.inf
  103. !include $(SKT_PKG)/SktSecInclude.fdf
  104. [FV.FvPreMemory]
  105. FvAlignment = 16
  106. FvForceRebase = TRUE
  107. ERASE_POLARITY = 1
  108. MEMORY_MAPPED = TRUE
  109. STICKY_WRITE = TRUE
  110. LOCK_CAP = TRUE
  111. LOCK_STATUS = TRUE
  112. WRITE_DISABLED_CAP = TRUE
  113. WRITE_ENABLED_CAP = TRUE
  114. WRITE_STATUS = TRUE
  115. WRITE_LOCK_CAP = TRUE
  116. WRITE_LOCK_STATUS = TRUE
  117. READ_DISABLED_CAP = TRUE
  118. READ_ENABLED_CAP = TRUE
  119. READ_STATUS = TRUE
  120. READ_LOCK_CAP = TRUE
  121. READ_LOCK_STATUS = TRUE
  122. FvNameGuid = 6522280D-28F9-4131-ADC4-F40EBFA45864
  123. ##
  124. # PEI Apriori file example, more PEIM module added later.
  125. ##
  126. INF MdeModulePkg/Core/Pei/PeiMain.inf
  127. !include $(SKT_PKG)/SktPreMemoryInclude.fdf
  128. !include $(PCH_PKG)/IchPreMemoryInclude.fdf
  129. !include MinPlatformPkg/Include/Fdf/CorePreMemoryInclude.fdf
  130. INF MinPlatformPkg/PlatformInit/ReportFv/ReportFvPei.inf
  131. INF MinPlatformPkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
  132. INF MinPlatformPkg/PlatformInit/SiliconPolicyPei/SiliconPolicyPeiPreMem.inf
  133. !include MinPlatformPkg/Include/Fdf/CoreSecurityPreMemoryInclude.fdf
  134. !include AdvancedFeaturePkg/Include/Fdf/CoreAdvancedPreMemoryInclude.fdf
  135. INF $(BOARD_PKG)/SimicsPei/SimicsPei.inf
  136. !include $(SKT_PKG)/SktPostMemoryInclude.fdf
  137. !include $(PCH_PKG)/IchPostMemoryInclude.fdf
  138. !include MinPlatformPkg/Include/Fdf/CorePostMemoryInclude.fdf
  139. INF MinPlatformPkg/PlatformInit/PlatformInitPei/PlatformInitPostMem.inf
  140. INF MinPlatformPkg/PlatformInit/SiliconPolicyPei/SiliconPolicyPeiPostMem.inf
  141. !include MinPlatformPkg/Include/Fdf/CoreSecurityPostMemoryInclude.fdf
  142. !include AdvancedFeaturePkg/Include/Fdf/CoreAdvancedPostMemoryInclude.fdf
  143. INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf
  144. INF $(SKT_PKG)/Smm/Access/SmmAccessPei.inf
  145. # S3 SMM PEI driver
  146. #INF UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf
  147. [FV.DXEFV]
  148. FvNameGuid = EACAB9EA-C3C6-4438-8FD7-2270826DC0BB
  149. BlockSize = 0x10000
  150. FvAlignment = 16
  151. ERASE_POLARITY = 1
  152. MEMORY_MAPPED = TRUE
  153. STICKY_WRITE = TRUE
  154. LOCK_CAP = TRUE
  155. LOCK_STATUS = TRUE
  156. WRITE_DISABLED_CAP = TRUE
  157. WRITE_ENABLED_CAP = TRUE
  158. WRITE_STATUS = TRUE
  159. WRITE_LOCK_CAP = TRUE
  160. WRITE_LOCK_STATUS = TRUE
  161. READ_DISABLED_CAP = TRUE
  162. READ_ENABLED_CAP = TRUE
  163. READ_STATUS = TRUE
  164. READ_LOCK_CAP = TRUE
  165. READ_LOCK_STATUS = TRUE
  166. !include MinPlatformPkg/Include/Fdf/CoreUefiBootInclude.fdf
  167. !include $(SKT_PKG)/SktUefiBootInclude.fdf
  168. !include $(PCH_PKG)/IchUefiBootInclude.fdf
  169. INF MdeModulePkg/Universal/EbcDxe/EbcDxe.inf
  170. INF MdeModulePkg/Bus/Pci/SataControllerDxe/SataControllerDxe.inf
  171. INF UefiCpuPkg/CpuDxe/CpuDxe.inf
  172. !include MinPlatformPkg/Include/Fdf/CoreOsBootInclude.fdf
  173. INF MdeModulePkg/Universal/Acpi/S3SaveStateDxe/S3SaveStateDxe.inf
  174. INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf
  175. INF UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe.inf
  176. INF MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf
  177. INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf
  178. INF MdeModulePkg/Universal/PrintDxe/PrintDxe.inf
  179. INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf
  180. INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf
  181. INF MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf
  182. INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf
  183. INF MinPlatformPkg/Flash/SpiFvbService/SpiFvbServiceSmm.inf
  184. INF MdeModulePkg/Bus/Pci/NvmExpressDxe/NvmExpressDxe.inf
  185. INF $(BOARD_PKG)/LegacySioDxe/LegacySioDxe.inf
  186. INF MdeModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2KeyboardDxe.inf
  187. INF $(BOARD_PKG)/SmbiosPlatformDxe/SmbiosPlatformDxe.inf
  188. INF MdeModulePkg/Universal/Acpi/AcpiPlatformDxe/AcpiPlatformDxe.inf
  189. INF $(BOARD_PKG)/AcpiTables/MinPlatformAcpiTables/AcpiPlatform.inf
  190. INF RuleOverride=ACPITABLE $(BOARD_PKG)/AcpiTables/AcpiTables.inf
  191. INF $(BOARD_PKG)/SimicsVideoDxe/SimicsVideoDxe.inf
  192. INF MinPlatformPkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
  193. INF MinPlatformPkg/PlatformInit/PlatformInitSmm/PlatformInitSmm.inf
  194. INF $(BOARD_PKG)/SimicsDxe/SimicsDxe.inf
  195. FILE FREEFORM = 7BB28B99-61BB-11D5-9A5D-0090273FC14D {
  196. SECTION RAW = $(BOARD_PKG)/Logo/Logo.bmp
  197. }
  198. INF ShellPkg/Application/Shell/Shell.inf
  199. #
  200. # Network modules
  201. #
  202. INF SimicsIch10BinPkg/UndiBinary/UndiDxe.inf
  203. !include AdvancedFeaturePkg/Include/Fdf/CoreAdvancedLateInclude.fdf
  204. !if gAdvancedFeaturePkgTokenSpaceGuid.PcdSmbiosEnable == TRUE
  205. INF AdvancedFeaturePkg/Smbios/SmbiosBasicDxe/SmbiosBasicDxe.inf
  206. !endif
  207. !include MinPlatformPkg/Include/Fdf/CoreSecurityLateInclude.fdf
  208. [FV.FVMAIN_COMPACT]
  209. FvNameGuid = 6189987A-DDA6-4060-B313-49168DA9BD46
  210. FvAlignment = 16
  211. ERASE_POLARITY = 1
  212. MEMORY_MAPPED = TRUE
  213. STICKY_WRITE = TRUE
  214. LOCK_CAP = TRUE
  215. LOCK_STATUS = TRUE
  216. WRITE_DISABLED_CAP = TRUE
  217. WRITE_ENABLED_CAP = TRUE
  218. WRITE_STATUS = TRUE
  219. WRITE_LOCK_CAP = TRUE
  220. WRITE_LOCK_STATUS = TRUE
  221. READ_DISABLED_CAP = TRUE
  222. READ_ENABLED_CAP = TRUE
  223. READ_STATUS = TRUE
  224. READ_LOCK_CAP = TRUE
  225. READ_LOCK_STATUS = TRUE
  226. FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
  227. SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {
  228. #
  229. # These firmware volumes will have files placed in them uncompressed,
  230. # and then both firmware volumes will be compressed in a single
  231. # compression operation in order to achieve better overall compression.
  232. #
  233. SECTION FV_IMAGE = FvPreMemory
  234. SECTION FV_IMAGE = DXEFV
  235. }
  236. }
  237. !include DecomprScratchEnd.fdf.inc
  238. ################################################################################
  239. #
  240. # Rules are use with the [FV] section's module INF type to define
  241. # how an FFS file is created for a given INF file. The following Rule are the default
  242. # rules for the different module type. User can add the customized rules to define the
  243. # content of the FFS file.
  244. #
  245. ################################################################################
  246. !include MinPlatformPkg/Include/Fdf/RuleInclude.fdf
  247. [Rule.Common.SEC.RESET_VECTOR]
  248. FILE RAW = $(NAMED_GUID) {
  249. RAW RAW |.raw
  250. }
  251. [Rule.Common.SEC.RESET_SECMAIN]
  252. FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
  253. UI STRING="$(MODULE_NAME)" Optional
  254. VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
  255. PE32 PE32 Align = 16 $(INF_OUTPUT)/$(MODULE_NAME).efi
  256. }