D03.fdf 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412
  1. #
  2. # Copyright (c) 2011, 2012, ARM Limited. All rights reserved.
  3. # Copyright (c) 2015, Hisilicon Limited. All rights reserved.
  4. # Copyright (c) 2015, Linaro Limited. All rights reserved.
  5. #
  6. # This program and the accompanying materials
  7. # are licensed and made available under the terms and conditions of the BSD License
  8. # which accompanies this distribution. The full text of the license may be found at
  9. # http://opensource.org/licenses/bsd-license.php
  10. #
  11. # THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  12. # WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
  13. #
  14. [DEFINES]
  15. ################################################################################
  16. #
  17. # FD Section
  18. # The [FD] Section is made up of the definition statements and a
  19. # description of what goes into the Flash Device Image. Each FD section
  20. # defines one flash "device" image. A flash device image may be one of
  21. # the following: Removable media bootable image (like a boot floppy
  22. # image,) an Option ROM image (that would be "flashed" into an add-in
  23. # card,) a System "Flash" image (that would be burned into a system's
  24. # flash) or an Update ("Capsule") image that will be used to update and
  25. # existing system flash.
  26. #
  27. ################################################################################
  28. [FD.D03]
  29. BaseAddress = 0xA4800000|gArmTokenSpaceGuid.PcdFdBaseAddress # The base address of the Firmware in NOR Flash.
  30. Size = 0x00300000|gArmTokenSpaceGuid.PcdFdSize # The size in bytes of the FLASH Device
  31. ErasePolarity = 1
  32. # This one is tricky, it must be: BlockSize * NumBlocks = Size
  33. BlockSize = 0x00010000
  34. NumBlocks = 0x30
  35. ################################################################################
  36. #
  37. # Following are lists of FD Region layout which correspond to the locations of different
  38. # images within the flash device.
  39. #
  40. # Regions must be defined in ascending order and may not overlap.
  41. #
  42. # A Layout Region start with a eight digit hex offset (leading "0x" required) followed by
  43. # the pipe "|" character, followed by the size of the region, also in hex with the leading
  44. # "0x" characters. Like:
  45. # Offset|Size
  46. # PcdOffsetCName|PcdSizeCName
  47. # RegionType <FV, DATA, or FILE>
  48. #
  49. ################################################################################
  50. 0x00000000|0x00040000
  51. gArmTokenSpaceGuid.PcdSecureFvBaseAddress|gArmTokenSpaceGuid.PcdSecureFvSize
  52. FILE = Platform/Hisilicon/D03/Sec/FVMAIN_SEC.Fv
  53. 0x00040000|0x00240000
  54. gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize
  55. FV = FVMAIN_COMPACT
  56. 0x00280000|0x00020000
  57. gHisiTokenSpaceGuid.PcdTrustedFirmwareBL1Base
  58. FILE = Platform/Hisilicon/D03/bl1.bin
  59. 0x002A0000|0x00020000
  60. FILE = Platform/Hisilicon/D03/fip.bin
  61. 0x002D0000|0x0000E000
  62. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase64|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize
  63. DATA = {
  64. ## This is the EFI_FIRMWARE_VOLUME_HEADER
  65. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  66. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  67. # FileSystemGuid: gEfiSystemNvDataFvGuid =
  68. 0x8D, 0x2B, 0xF1, 0xFF, 0x96, 0x76, 0x8B, 0x4C,
  69. 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50,
  70. # FvLength: 0x20000
  71. 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00,
  72. #Signature "_FVH" #Attributes
  73. 0x5f, 0x46, 0x56, 0x48, 0xff, 0xfe, 0x04, 0x00,
  74. #HeaderLength #CheckSum #ExtHeaderOffset #Reserved #Revision
  75. 0x48, 0x00, 0x36, 0x09, 0x00, 0x00, 0x00, 0x02,
  76. #Blockmap[0]: 2 Blocks * 0x10000 Bytes / Block
  77. 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00,
  78. #Blockmap[1]: End
  79. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  80. ## This is the VARIABLE_STORE_HEADER gEfiVariableGuid
  81. 0x16, 0x36, 0xcf, 0xdd, 0x75, 0x32, 0x64, 0x41,
  82. 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d,
  83. #Size: 0xe000 (gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize) - 0x48 (size of EFI_FIRMWARE_VOLUME_HEADER) = 0xdFB8
  84. 0xB8, 0xdF, 0x00, 0x00,
  85. #FORMATTED: 0x5A #HEALTHY: 0xFE #Reserved: UINT16 #Reserved1: UINT32
  86. 0x5A, 0xFE, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
  87. }
  88. 0x002DE000|0x00002000
  89. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase64|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize
  90. #NV_FTW_WORKING
  91. DATA = {
  92. # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature = gEdkiiWorkingBlockSignatureGuid =
  93. 0x2B, 0x29, 0x58, 0x9E, 0x68, 0x7C, 0x7D, 0x49,
  94. 0xA0, 0xCE, 0x65, 0x0 , 0xFD, 0x9F, 0x1B, 0x95,
  95. # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Reserved
  96. 0xE2, 0x33, 0xF2, 0x03, 0xFE, 0xFF, 0xFF, 0xFF,
  97. # WriteQueueSize: UINT64 #Size: 0x2000 - 0x20 (FTW_WORKING_HEADER) = 0x1FE0
  98. 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
  99. }
  100. 0x002E0000|0x00010000
  101. gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase64|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize
  102. 0x002F0000|0x00010000
  103. FILE = Platform/Hisilicon/D0x-CustomData.Fv
  104. ################################################################################
  105. #
  106. # FV Section
  107. #
  108. # [FV] section is used to define what components or modules are placed within a flash
  109. # device file. This section also defines order the components and modules are positioned
  110. # within the image. The [FV] section consists of define statements, set statements and
  111. # module statements.
  112. #
  113. ################################################################################
  114. [FV.FvMain]
  115. BlockSize = 0x40
  116. NumBlocks = 0 # This FV gets compressed so make it just big enough
  117. FvAlignment = 16 # FV alignment and FV attributes setting.
  118. ERASE_POLARITY = 1
  119. MEMORY_MAPPED = TRUE
  120. STICKY_WRITE = TRUE
  121. LOCK_CAP = TRUE
  122. LOCK_STATUS = TRUE
  123. WRITE_DISABLED_CAP = TRUE
  124. WRITE_ENABLED_CAP = TRUE
  125. WRITE_STATUS = TRUE
  126. WRITE_LOCK_CAP = TRUE
  127. WRITE_LOCK_STATUS = TRUE
  128. READ_DISABLED_CAP = TRUE
  129. READ_ENABLED_CAP = TRUE
  130. READ_STATUS = TRUE
  131. READ_LOCK_CAP = TRUE
  132. READ_LOCK_STATUS = TRUE
  133. INF MdeModulePkg/Core/Dxe/DxeMain.inf
  134. INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
  135. INF Silicon/Hisilicon/Hi1610/Drivers/IoInitDxe/IoInitDxe.inf
  136. #
  137. # PI DXE Drivers producing Architectural Protocols (EFI Services)
  138. #
  139. INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf
  140. INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
  141. INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf
  142. INF ArmPkg/Drivers/ArmPciCpuIo2Dxe/ArmPciCpuIo2Dxe.inf
  143. INF Platform/Hisilicon/D03/Drivers/SFC/SfcDxeDriver.inf
  144. INF Platform/Hisilicon/D03/Drivers/OemNicConfig2PHi1610/OemNicConfig2P.inf
  145. INF Silicon/Hisilicon/Drivers/FlashFvbDxe/FlashFvbDxe.inf
  146. INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf
  147. INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf
  148. INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf
  149. INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf
  150. INF MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf
  151. INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf
  152. INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf
  153. INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf
  154. #
  155. # Multiple Console IO support
  156. #
  157. INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
  158. INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf
  159. INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf
  160. INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf
  161. INF MdeModulePkg/Universal/SerialDxe/SerialDxe.inf
  162. # Simple TextIn/TextOut for UEFI Terminal
  163. INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf
  164. INF ArmPkg/Drivers/TimerDxe/TimerDxe.inf
  165. INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf
  166. #
  167. # FAT filesystem + GPT/MBR partitioning
  168. #
  169. INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
  170. INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf
  171. INF FatBinPkg/EnhancedFatDxe/Fat.inf
  172. INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf
  173. INF IntelFrameworkModulePkg/Universal/StatusCode/RuntimeDxe/StatusCodeRuntimeDxe.inf
  174. #
  175. # Usb Support
  176. #
  177. INF Silicon/Hisilicon/Drivers/VirtualEhciPciIo/VirtualEhciPciIo.inf
  178. INF MdeModulePkg/Bus/Pci/NonDiscoverablePciDeviceDxe/NonDiscoverablePciDeviceDxe.inf
  179. INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf
  180. INF Platform/Hisilicon/D03/Drivers/OhciDxe/OhciDxe.inf
  181. INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf
  182. INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf
  183. INF MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf
  184. INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf
  185. INF Platform/Hisilicon/D03/Drivers/Ipmi/ipmiInterfaceDxe/IpmiInterfaceDxe.inf
  186. INF Platform/Hisilicon/D03/Drivers/GetInfoFromBmc/GetInfoFromBmc.inf
  187. INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf
  188. INF Silicon/Hisilicon/Drivers/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
  189. INF Silicon/Hisilicon/Drivers/Smbios/AddSmbiosType9/AddSmbiosType9.inf
  190. INF Platform/Hisilicon/D03/Drivers/TransferSmbiosInfo/TransSmbiosInfo.inf
  191. INF Platform/Hisilicon/D03/Drivers/IpmiMiscOpDxe/IpmiMiscOpDxe.inf
  192. INF Platform/Hisilicon/D03/Drivers/IpmiWatchdogDxe/IpmiWatchdogDxe.inf
  193. INF Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClassDxe.inf
  194. INF Silicon/Hisilicon/Drivers/Smbios/ProcessorSubClassDxe/ProcessorSubClassDxe.inf
  195. #
  196. #ACPI
  197. #
  198. INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf
  199. INF MdeModulePkg/Universal/Acpi/AcpiPlatformDxe/AcpiPlatformDxe.inf
  200. INF RuleOverride=ACPITABLE Silicon/Hisilicon/Hi1610/Hi1610AcpiTables/AcpiTablesHi1610.inf
  201. INF Silicon/Hisilicon/Drivers/AcpiPlatformDxe/AcpiPlatformDxe.inf
  202. #
  203. #Network
  204. #
  205. INF Silicon/Hisilicon/Drivers/SnpPlatform/SnpPlatform.inf
  206. INF Platform/Hisilicon/D03/Drivers/Net/SnpPV600Dxe/SnpPV600Dxe.inf
  207. INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf
  208. INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf
  209. INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf
  210. INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf
  211. INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf
  212. INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf
  213. INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf
  214. INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf
  215. INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf
  216. !ifdef $(FDT_ENABLE)
  217. INF Silicon/Hisilicon/Drivers/UpdateFdtDxe/UpdateFdtDxe.inf
  218. !endif #$(FDT_ENABLE)
  219. #
  220. # PCI Support
  221. #
  222. INF Silicon/Hisilicon/Hi1610/Drivers/PcieInit1610/PcieInitDxe.inf
  223. INF Silicon/Hisilicon/Drivers/PciPlatform/PciPlatform.inf
  224. INF MdeModulePkg/Bus/Pci/PciHostBridgeDxe/PciHostBridgeDxe.inf
  225. INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf
  226. INF Platform/Hisilicon/D03/Drivers/ReportPciePlugDidVidToBmc/ReportPciePlugDidVidToBmc.inf
  227. # VGA Driver
  228. #
  229. INF Platform/Hisilicon/Drivers/Sm750Dxe/UefiSmi.inf
  230. INF Silicon/Hisilicon/Drivers/SasPlatform/SasPlatform.inf
  231. INF Platform/Hisilicon/D03/Drivers/Sas/SasDxeDriver.inf
  232. INF SignedCapsulePkg/Universal/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf
  233. INF MdeModulePkg/Universal/EsrtDxe/EsrtDxe.inf
  234. #
  235. # Build Shell from latest source code instead of prebuilt binary
  236. #
  237. INF ShellPkg/Application/Shell/Shell.inf
  238. !ifdef $(INCLUDE_TFTP_COMMAND)
  239. INF ShellPkg/DynamicCommand/TftpDynamicCommand/TftpDynamicCommand.inf
  240. !endif #$(INCLUDE_TFTP_COMMAND)
  241. INF MdeModulePkg/Application/UiApp/UiApp.inf
  242. #
  243. # Bds
  244. #
  245. INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
  246. INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf
  247. INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf
  248. INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf
  249. INF MdeModulePkg/Universal/BdsDxe/BdsDxe.inf
  250. [FV.FVMAIN_COMPACT]
  251. FvAlignment = 16
  252. ERASE_POLARITY = 1
  253. MEMORY_MAPPED = TRUE
  254. STICKY_WRITE = TRUE
  255. LOCK_CAP = TRUE
  256. LOCK_STATUS = TRUE
  257. WRITE_DISABLED_CAP = TRUE
  258. WRITE_ENABLED_CAP = TRUE
  259. WRITE_STATUS = TRUE
  260. WRITE_LOCK_CAP = TRUE
  261. WRITE_LOCK_STATUS = TRUE
  262. READ_DISABLED_CAP = TRUE
  263. READ_ENABLED_CAP = TRUE
  264. READ_STATUS = TRUE
  265. READ_LOCK_CAP = TRUE
  266. READ_LOCK_STATUS = TRUE
  267. INF ArmPlatformPkg/PrePeiCore/PrePeiCoreMPCore.inf
  268. INF MdeModulePkg/Core/Pei/PeiMain.inf
  269. INF ArmPlatformPkg/PlatformPei/PlatformPeim.inf
  270. INF MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf
  271. INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf
  272. INF Silicon/Hisilicon/Drivers/VersionInfoPeim/VersionInfoPeim.inf
  273. INF Platform/Hisilicon/D03/Drivers/Ipmi/IpmiInterfacePei/IpmiInterfacePei.inf
  274. INF Platform/Hisilicon/D03/MemoryInitPei/MemoryInitPeim.inf
  275. INF ArmPkg/Drivers/CpuPei/CpuPei.inf
  276. INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
  277. INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf
  278. INF Platform/Hisilicon/D03/EarlyConfigPeim/EarlyConfigPeimD03.inf
  279. INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
  280. INF RuleOverride = FMP_IMAGE_DESC Platform/Hisilicon/D03/Drivers/SystemFirmwareDescriptor/SystemFirmwareDescriptor.inf
  281. FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
  282. SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {
  283. SECTION FV_IMAGE = FVMAIN
  284. }
  285. }
  286. [FV.CapsuleDispatchFv]
  287. FvAlignment = 16
  288. ERASE_POLARITY = 1
  289. MEMORY_MAPPED = TRUE
  290. STICKY_WRITE = TRUE
  291. LOCK_CAP = TRUE
  292. LOCK_STATUS = TRUE
  293. WRITE_DISABLED_CAP = TRUE
  294. WRITE_ENABLED_CAP = TRUE
  295. WRITE_STATUS = TRUE
  296. WRITE_LOCK_CAP = TRUE
  297. WRITE_LOCK_STATUS = TRUE
  298. READ_DISABLED_CAP = TRUE
  299. READ_ENABLED_CAP = TRUE
  300. READ_STATUS = TRUE
  301. READ_LOCK_CAP = TRUE
  302. READ_LOCK_STATUS = TRUE
  303. INF SignedCapsulePkg/Universal/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
  304. [FV.SystemFirmwareUpdateCargo]
  305. FvAlignment = 16
  306. ERASE_POLARITY = 1
  307. MEMORY_MAPPED = TRUE
  308. STICKY_WRITE = TRUE
  309. LOCK_CAP = TRUE
  310. LOCK_STATUS = TRUE
  311. WRITE_DISABLED_CAP = TRUE
  312. WRITE_ENABLED_CAP = TRUE
  313. WRITE_STATUS = TRUE
  314. WRITE_LOCK_CAP = TRUE
  315. WRITE_LOCK_STATUS = TRUE
  316. READ_DISABLED_CAP = TRUE
  317. READ_ENABLED_CAP = TRUE
  318. READ_STATUS = TRUE
  319. READ_LOCK_CAP = TRUE
  320. READ_LOCK_STATUS = TRUE
  321. FILE RAW = 642e4fcf-2df7-4415-8b70-a03909c57b55 { # PcdEdkiiSystemFirmwareFileGuid
  322. FD = D03
  323. }
  324. FILE RAW = ce57b167-b0e4-41e8-a897-5f4feb781d40 { # gEdkiiSystemFmpCapsuleDriverFvFileGuid
  325. FV = CapsuleDispatchFv
  326. }
  327. FILE RAW = 812136D3-4D3A-433A-9418-29BB9BF78F6E { # gEdkiiSystemFmpCapsuleConfigFileGuid
  328. Platform/Hisilicon/D03/Capsule/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini
  329. }
  330. [FmpPayload.FmpPayloadSystemFirmwarePkcs7]
  331. IMAGE_HEADER_INIT_VERSION = 0x02
  332. IMAGE_TYPE_ID = 44c850f2-85ff-4be5-bf34-a59528df22d3 # PcdSystemFmpCapsuleImageTypeIdGuid
  333. IMAGE_INDEX = 0x1
  334. HARDWARE_INSTANCE = 0x0
  335. MONOTONIC_COUNT = 0x1
  336. CERTIFICATE_GUID = 4AAFD29D-68DF-49EE-8AA9-347D375665A7 # PKCS7
  337. FV = SystemFirmwareUpdateCargo
  338. [Capsule.D03FirmwareUpdateCapsuleFmpPkcs7]
  339. CAPSULE_GUID = 6dcbd5ed-e82d-4c44-bda1-7194199ad92a # gEfiFmpCapsuleGuid
  340. CAPSULE_HEADER_SIZE = 0x20
  341. CAPSULE_HEADER_INIT_VERSION = 0x1
  342. FMP_PAYLOAD = FmpPayloadSystemFirmwarePkcs7
  343. !include Silicon/Hisilicon/Hisilicon.fdf.inc