Armada80x0Db.dsc 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. #Copyright (C) 2017 Marvell International Ltd.
  2. #
  3. #SPDX-License-Identifier: BSD-2-Clause-Patent
  4. #
  5. ################################################################################
  6. #
  7. # Defines Section - statements that will be processed to create a Makefile.
  8. #
  9. ################################################################################
  10. [Defines]
  11. PLATFORM_NAME = Armada80x0Db
  12. PLATFORM_GUID = 5cc803a0-9c42-498e-9086-e176d4a1f598
  13. PLATFORM_VERSION = 0.1
  14. DSC_SPECIFICATION = 0x0001001A
  15. OUTPUT_DIRECTORY = Build/$(PLATFORM_NAME)-$(ARCH)
  16. SUPPORTED_ARCHITECTURES = AARCH64|ARM
  17. BUILD_TARGETS = DEBUG|RELEASE|NOOPT
  18. SKUID_IDENTIFIER = DEFAULT
  19. FLASH_DEFINITION = Silicon/Marvell/Armada7k8k/Armada7k8k.fdf
  20. BOARD_DXE_FV_COMPONENTS = Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc
  21. #
  22. # Network definition
  23. #
  24. DEFINE NETWORK_IP6_ENABLE = FALSE
  25. DEFINE NETWORK_TLS_ENABLE = FALSE
  26. DEFINE NETWORK_HTTP_BOOT_ENABLE = FALSE
  27. DEFINE NETWORK_ISCSI_ENABLE = FALSE
  28. !include Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc
  29. [Components.common]
  30. Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf
  31. [Components.AARCH64]
  32. Silicon/Marvell/Armada7k8k/AcpiTables/Armada80x0Db.inf
  33. [LibraryClasses.common]
  34. ArmadaBoardDescLib|Platform/Marvell/Armada80x0Db/Armada80x0DbBoardDescLib/Armada80x0DbBoardDescLib.inf
  35. NonDiscoverableInitLib|Platform/Marvell/Armada80x0Db/NonDiscoverableInitLib/NonDiscoverableInitLib.inf
  36. ################################################################################
  37. #
  38. # Pcd Section - list of all EDK II PCD Entries defined by this Platform
  39. #
  40. ################################################################################
  41. [PcdsFixedAtBuild.common]
  42. #Platform description
  43. gMarvellTokenSpaceGuid.PcdProductPlatformName|"Armada 8040 DB"
  44. gMarvellTokenSpaceGuid.PcdProductVersion|"Rev. 1.4"
  45. #MPP
  46. gMarvellTokenSpaceGuid.PcdMppChipCount|3
  47. # APN806-A0 MPP SET
  48. gMarvellTokenSpaceGuid.PcdChip0MppReverseFlag|FALSE
  49. gMarvellTokenSpaceGuid.PcdChip0MppBaseAddress|0xF06F4000
  50. gMarvellTokenSpaceGuid.PcdChip0MppPinCount|20
  51. gMarvellTokenSpaceGuid.PcdChip0MppSel0|{ 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1 }
  52. gMarvellTokenSpaceGuid.PcdChip0MppSel1|{ 0x1, 0x3, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x3 }
  53. # CP110 MPP SET - master
  54. gMarvellTokenSpaceGuid.PcdChip1MppReverseFlag|FALSE
  55. gMarvellTokenSpaceGuid.PcdChip1MppBaseAddress|0xF2440000
  56. gMarvellTokenSpaceGuid.PcdChip1MppPinCount|64
  57. gMarvellTokenSpaceGuid.PcdChip1MppSel0|{ 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }
  58. gMarvellTokenSpaceGuid.PcdChip1MppSel1|{ 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }
  59. gMarvellTokenSpaceGuid.PcdChip1MppSel2|{ 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }
  60. gMarvellTokenSpaceGuid.PcdChip1MppSel3|{ 0xFF, 0xFF, 0x7, 0x0, 0x7, 0xA, 0xA, 0x2, 0x2, 0x5 }
  61. gMarvellTokenSpaceGuid.PcdChip1MppSel4|{ 0x9, 0x9, 0x8, 0x8, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1 }
  62. gMarvellTokenSpaceGuid.PcdChip1MppSel5|{ 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0xE, 0xE, 0xE, 0xE }
  63. gMarvellTokenSpaceGuid.PcdChip1MppSel6|{ 0xE, 0xE, 0xE, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 }
  64. # CP110 MPP SET - slave
  65. gMarvellTokenSpaceGuid.PcdChip2MppReverseFlag|FALSE
  66. gMarvellTokenSpaceGuid.PcdChip2MppBaseAddress|0xF4440000
  67. gMarvellTokenSpaceGuid.PcdChip2MppPinCount|64
  68. gMarvellTokenSpaceGuid.PcdChip2MppSel0|{ 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3 }
  69. gMarvellTokenSpaceGuid.PcdChip2MppSel1|{ 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0xFF, 0xFF, 0xFF }
  70. gMarvellTokenSpaceGuid.PcdChip2MppSel2|{ 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x8, 0x9, 0xA }
  71. gMarvellTokenSpaceGuid.PcdChip2MppSel3|{ 0xA, 0x8, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }
  72. gMarvellTokenSpaceGuid.PcdChip2MppSel4|{ 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }
  73. gMarvellTokenSpaceGuid.PcdChip2MppSel5|{ 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }
  74. gMarvellTokenSpaceGuid.PcdChip2MppSel6|{ 0xFF, 0xFF, 0xFF, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 }
  75. # I2C
  76. gMarvellTokenSpaceGuid.PcdI2cSlaveAddresses|{ 0x50, 0x57, 0x50, 0x57, 0x21, 0x25 }
  77. gMarvellTokenSpaceGuid.PcdI2cSlaveBuses|{ 0x0, 0x0, 0x1, 0x1, 0x0, 0x0 }
  78. gMarvellTokenSpaceGuid.PcdI2cControllersEnabled|{ 0x0, 0x1, 0x0, 0x0, 0x1 }
  79. gMarvellTokenSpaceGuid.PcdEepromI2cAddresses|{ 0x50, 0x57, 0x50, 0x57 }
  80. gMarvellTokenSpaceGuid.PcdEepromI2cBuses|{ 0x0, 0x0, 0x1, 0x1 }
  81. gMarvellTokenSpaceGuid.PcdI2cClockFrequency|250000000
  82. gMarvellTokenSpaceGuid.PcdI2cBaudRate|100000
  83. gMarvellTokenSpaceGuid.PcdI2cBusCount|2
  84. #SPI
  85. gMarvellTokenSpaceGuid.PcdSpiRegBase|0xF4700680
  86. gMarvellTokenSpaceGuid.PcdSpiMaxFrequency|10000000
  87. gMarvellTokenSpaceGuid.PcdSpiClockFrequency|200000000
  88. gMarvellTokenSpaceGuid.PcdSpiFlashMode|3
  89. gMarvellTokenSpaceGuid.PcdSpiFlashCs|0
  90. #ComPhy
  91. gMarvellTokenSpaceGuid.PcdComPhyDevices|{ 0x1, 0x1 }
  92. # ComPhy0
  93. # 0: PCIE0 5 Gbps
  94. # 1: SATA0 5 Gbps
  95. # 2: SFI 10.31 Gbps
  96. # 3: SATA1 5 Gbps
  97. # 4: USB_HOST1 5 Gbps
  98. # 5: PCIE2 5 Gbps
  99. gMarvellTokenSpaceGuid.PcdChip0ComPhyTypes|{ $(CP_PCIE0), $(CP_SATA0), $(CP_SFI), $(CP_SATA1), $(CP_USB3_HOST1), $(CP_PCIE2) }
  100. gMarvellTokenSpaceGuid.PcdChip0ComPhySpeeds|{ $(CP_5G), $(CP_5G), $(CP_10_3125G), $(CP_5G), $(CP_5G), $(CP_5G) }
  101. # ComPhy1
  102. # 0: PCIE0 5 Gbps
  103. # 1: SATA0 5 Gbps
  104. # 2: SFI 10.31 Gbps
  105. # 3: SATA1 5 Gbps
  106. # 4: PCIE1 5 Gbps
  107. # 5: PCIE2 5 Gbps
  108. gMarvellTokenSpaceGuid.PcdChip1ComPhyTypes|{ $(CP_PCIE0), $(CP_SATA2), $(CP_SFI), $(CP_SATA3), $(CP_PCIE1), $(CP_PCIE2) }
  109. gMarvellTokenSpaceGuid.PcdChip1ComPhySpeeds|{ $(CP_5G), $(CP_5G), $(CP_10_3125G), $(CP_5G), $(CP_5G), $(CP_5G) }
  110. #UtmiPhy
  111. gMarvellTokenSpaceGuid.PcdUtmiControllersEnabled|{ 0x1, 0x1, 0x1, 0x0 }
  112. gMarvellTokenSpaceGuid.PcdUtmiPortType|{ $(UTMI_USB_HOST0), $(UTMI_USB_HOST1), $(UTMI_USB_HOST0), $(UTMI_USB_HOST1) }
  113. #MDIO
  114. gMarvellTokenSpaceGuid.PcdMdioControllersEnabled|{ 0x1, 0x1 }
  115. #PHY
  116. gMarvellTokenSpaceGuid.PcdPhy2MdioController|{ 0x0, 0x1 }
  117. gMarvellTokenSpaceGuid.PcdPhyDeviceIds|{ 0x0, 0x0 }
  118. gMarvellTokenSpaceGuid.PcdPhySmiAddresses|{ 0x1, 0x0 }
  119. gMarvellTokenSpaceGuid.PcdPhyStartupAutoneg|FALSE
  120. #NET
  121. gMarvellTokenSpaceGuid.PcdPp2GopIndexes|{ 0x0, 0x3, 0x0, 0x2 }
  122. gMarvellTokenSpaceGuid.PcdPp2InterfaceAlwaysUp|{ 0x0, 0x0, 0x0, 0x0 }
  123. gMarvellTokenSpaceGuid.PcdPp2InterfaceSpeed|{ $(PHY_SPEED_10000), $(PHY_SPEED_1000), $(PHY_SPEED_10000), $(PHY_SPEED_1000) }
  124. gMarvellTokenSpaceGuid.PcdPp2PhyConnectionTypes|{ $(PHY_SFI), $(PHY_RGMII), $(PHY_SFI), $(PHY_RGMII) }
  125. gMarvellTokenSpaceGuid.PcdPp2PhyIndexes|{ 0xFF, 0x0, 0xFF, 0x1 }
  126. gMarvellTokenSpaceGuid.PcdPp2Port2Controller|{ 0x0, 0x0, 0x1, 0x1 }
  127. gMarvellTokenSpaceGuid.PcdPp2PortIds|{ 0x0, 0x2, 0x0, 0x1 }
  128. gMarvellTokenSpaceGuid.PcdPp2Controllers|{ 0x1, 0x1 }
  129. #PciEmulation
  130. gMarvellTokenSpaceGuid.PcdPciEXhci|{ 0x1, 0x1, 0x1, 0x0 }
  131. gMarvellTokenSpaceGuid.PcdPciEAhci|{ 0x1, 0x1 }
  132. gMarvellTokenSpaceGuid.PcdPciESdhci|{ 0x1, 0x1 }
  133. #RTC
  134. gMarvellTokenSpaceGuid.PcdRtcBaseAddress|0xF4284000