CPU.asl 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /**************************************************************************;
  2. ;* *;
  3. ;* *;
  4. ;* Intel Corporation - ACPI Reference Code for the Baytrail *;
  5. ;* Family of Customer Reference Boards. *;
  6. ;* *;
  7. ;* *;
  8. ;* Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved *;
  9. ;
  10. ; SPDX-License-Identifier: BSD-2-Clause-Patent
  11. ;
  12. ;* *;
  13. ;* *;
  14. ;**************************************************************************/
  15. // NOTE: The _PDC Implementation is out of the scope of this
  16. // reference code. Please see the latest Hyper-Threading Technology
  17. // Reference Code for complete implementation details.
  18. Scope(\_PR)
  19. {
  20. Processor(CPU0, // Unique name for Processor 0.
  21. 1, // Unique ID for Processor 0.
  22. 0x00, // CPU0 ACPI P_BLK address = ACPIBASE + 10h.
  23. 0) // CPU0 P_BLK length = 6 bytes.
  24. {}
  25. Processor(CPU1, // Unique name for Processor 1.
  26. 2, // Unique ID for Processor 1.
  27. 0x00,
  28. 0) // CPU1 P_BLK length = 6 bytes.
  29. {}
  30. Processor(CPU2, // Unique name for Processor 2.
  31. 3, // Unique ID for Processor 2.
  32. 0x00,
  33. 0) // CPU2 P_BLK length = 6 bytes.
  34. {}
  35. Processor(CPU3, // Unique name for Processor 3.
  36. 4, // Unique ID for Processor 3.
  37. 0x00,
  38. 0) // CPU3 P_BLK length = 6 bytes.
  39. {}
  40. } // End _PR