123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247 |
- /*
- * Device Tree Generator version: 1.3
- *
- * (C) Copyright 2007-2008 Xilinx, Inc.
- * (C) Copyright 2007-2009 Michal Simek
- *
- * Michal SIMEK <monstr@monstr.eu>
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- *
- * CAUTION: This file is automatically generated by libgen.
- * Version: Xilinx EDK 13.2 EDK_O.61xd
- *
- * XPS project directory: device-tree_bsp_230-orig
- */
- /dts-v1/;
- / {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "xlnx,microblaze";
- model = "testing";
- MCB3_LPDDR: memory@80000000 {
- device_type = "memory";
- reg = < 0x80000000 0x4000000 >;
- } ;
- aliases {
- ethernet0 = &Ethernet_MAC;
- serial0 = &USB_Uart;
- } ;
- chosen {
- bootargs = "console=ttyUL0";
- linux,stdout-path = "/axi@0/serial@40600000";
- } ;
- cpus {
- #address-cells = <1>;
- #cpus = <0x1>;
- #size-cells = <0>;
- microblaze_0: cpu@0 {
- clock-frequency = <66666667>;
- compatible = "xlnx,microblaze-8.20.a";
- d-cache-baseaddr = <0x80000000>;
- d-cache-highaddr = <0x83ffffff>;
- d-cache-line-size = <0x10>;
- d-cache-size = <0x2000>;
- device_type = "cpu";
- i-cache-baseaddr = <0x80000000>;
- i-cache-highaddr = <0x83ffffff>;
- i-cache-line-size = <0x10>;
- i-cache-size = <0x2000>;
- model = "microblaze,8.20.a";
- reg = <0>;
- timebase-frequency = <66666667>;
- xlnx,addr-tag-bits = <0xd>;
- xlnx,allow-dcache-wr = <0x1>;
- xlnx,allow-icache-wr = <0x1>;
- xlnx,area-optimized = <0x0>;
- xlnx,avoid-primitives = <0x0>;
- xlnx,branch-target-cache-size = <0x0>;
- xlnx,cache-byte-size = <0x2000>;
- xlnx,d-axi = <0x1>;
- xlnx,d-lmb = <0x1>;
- xlnx,d-plb = <0x0>;
- xlnx,data-size = <0x20>;
- xlnx,dcache-addr-tag = <0xd>;
- xlnx,dcache-always-used = <0x1>;
- xlnx,dcache-byte-size = <0x2000>;
- xlnx,dcache-data-width = <0x0>;
- xlnx,dcache-force-tag-lutram = <0x0>;
- xlnx,dcache-interface = <0x0>;
- xlnx,dcache-line-len = <0x4>;
- xlnx,dcache-use-fsl = <0x0>;
- xlnx,dcache-use-writeback = <0x0>;
- xlnx,dcache-victims = <0x0>;
- xlnx,debug-enabled = <0x1>;
- xlnx,div-zero-exception = <0x0>;
- xlnx,dynamic-bus-sizing = <0x1>;
- xlnx,ecc-use-ce-exception = <0x0>;
- xlnx,edge-is-positive = <0x1>;
- xlnx,endianness = <0x1>;
- xlnx,family = "spartan6";
- xlnx,fault-tolerant = <0x0>;
- xlnx,fpu-exception = <0x0>;
- xlnx,freq = <0x3f940ab>;
- xlnx,fsl-data-size = <0x20>;
- xlnx,fsl-exception = <0x0>;
- xlnx,fsl-links = <0x0>;
- xlnx,i-axi = <0x0>;
- xlnx,i-lmb = <0x1>;
- xlnx,i-plb = <0x0>;
- xlnx,icache-always-used = <0x1>;
- xlnx,icache-data-width = <0x0>;
- xlnx,icache-force-tag-lutram = <0x0>;
- xlnx,icache-interface = <0x0>;
- xlnx,icache-line-len = <0x4>;
- xlnx,icache-streams = <0x0>;
- xlnx,icache-use-fsl = <0x0>;
- xlnx,icache-victims = <0x0>;
- xlnx,ill-opcode-exception = <0x0>;
- xlnx,instance = "microblaze_0";
- xlnx,interconnect = <0x2>;
- xlnx,interconnect-m-axi-dc-aw-register = <0x0>;
- xlnx,interconnect-m-axi-dc-read-issuing = <0x2>;
- xlnx,interconnect-m-axi-dc-w-register = <0x0>;
- xlnx,interconnect-m-axi-dc-write-issuing = <0x20>;
- xlnx,interconnect-m-axi-dp-read-issuing = <0x1>;
- xlnx,interconnect-m-axi-dp-write-issuing = <0x1>;
- xlnx,interconnect-m-axi-ic-read-issuing = <0x2>;
- xlnx,interconnect-m-axi-ip-read-issuing = <0x1>;
- xlnx,interrupt-is-edge = <0x0>;
- xlnx,lockstep-slave = <0x0>;
- xlnx,mmu-dtlb-size = <0x1>;
- xlnx,mmu-itlb-size = <0x1>;
- xlnx,mmu-privileged-instr = <0x0>;
- xlnx,mmu-tlb-access = <0x3>;
- xlnx,mmu-zones = <0x2>;
- xlnx,number-of-pc-brk = <0x1>;
- xlnx,number-of-rd-addr-brk = <0x0>;
- xlnx,number-of-wr-addr-brk = <0x0>;
- xlnx,opcode-0x0-illegal = <0x0>;
- xlnx,optimization = <0x0>;
- xlnx,pvr = <0x0>;
- xlnx,pvr-user1 = <0x0>;
- xlnx,pvr-user2 = <0x0>;
- xlnx,reset-msr = <0x0>;
- xlnx,sco = <0x0>;
- xlnx,stream-interconnect = <0x0>;
- xlnx,unaligned-exceptions = <0x0>;
- xlnx,use-barrel = <0x1>;
- xlnx,use-branch-target-cache = <0x0>;
- xlnx,use-dcache = <0x1>;
- xlnx,use-div = <0x0>;
- xlnx,use-ext-brk = <0x1>;
- xlnx,use-ext-nm-brk = <0x1>;
- xlnx,use-extended-fsl-instr = <0x0>;
- xlnx,use-fpu = <0x0>;
- xlnx,use-hw-mul = <0x1>;
- xlnx,use-icache = <0x1>;
- xlnx,use-interrupt = <0x1>;
- xlnx,use-mmu = <0x3>;
- xlnx,use-msr-instr = <0x1>;
- xlnx,use-pcmp-instr = <0x0>;
- xlnx,use-stack-protection = <0x0>;
- } ;
- } ;
- axi4lite_0: axi@0 {
- #address-cells = <1>;
- #size-cells = <1>;
- compatible = "xlnx,axi-interconnect-1.03.a", "simple-bus";
- ranges ;
- Ethernet_MAC: ethernet@40e00000 {
- compatible = "xlnx,axi-ethernetlite-1.00.a", "xlnx,xps-ethernetlite-1.00.a";
- device_type = "network";
- interrupt-parent = <µblaze_0_intc>;
- interrupts = < 2 0 >;
- local-mac-address = [ 00 0a 35 aa de 00 ];
- // phy-handle = <&phy0>;
- reg = < 0x40e00000 0x10000 >;
- xlnx,duplex = <0x1>;
- xlnx,family = "spartan6";
- xlnx,include-global-buffers = <0x0>;
- xlnx,include-internal-loopback = <0x0>;
- xlnx,include-mdio = <0x1>;
- xlnx,include-phy-constraints = <0x1>;
- xlnx,interconnect-s-axi-read-acceptance = <0x1>;
- xlnx,interconnect-s-axi-write-acceptance = <0x1>;
- xlnx,rx-ping-pong = <0x0>;
- xlnx,s-axi-aclk-period-ps = <0x3a98>;
- xlnx,s-axi-id-width = <0x1>;
- xlnx,s-axi-supports-narrow-burst = <0x0>;
- xlnx,tx-ping-pong = <0x0>;
- /*
- mdio {
- #address-cells = <1>;
- #size-cells = <0>;
- phy0: phy@7 {
- compatible = "marvell,88e1111";
- device_type = "ethernet-phy";
- reg = <7>;
- } ;
- } ;
- */
- } ;
- SPI_FLASH: spi@40a00000 {
- compatible = "xlnx,axi-spi-1.01.a", "xlnx,xps-spi-2.00.a";
- interrupt-parent = <µblaze_0_intc>;
- interrupts = < 1 2 >;
- reg = < 0x40a00000 0x10000 >;
- xlnx,family = "spartan6";
- xlnx,fifo-exist = <0x1>;
- xlnx,num-ss-bits = <0x1>;
- xlnx,num-transfer-bits = <0x8>;
- xlnx,sck-ratio = <0x4>;
- } ;
- USB_Uart: serial@40600000 {
- clock-frequency = <66666667>;
- compatible = "xlnx,axi-uartlite-1.02.a", "xlnx,xps-uartlite-1.00.a";
- current-speed = <115200>;
- device_type = "serial";
- interrupt-parent = <µblaze_0_intc>;
- interrupts = < 3 0 >;
- port-number = <0>;
- reg = < 0x40600000 0x10000 >;
- xlnx,baudrate = <0x1c200>;
- xlnx,data-bits = <0x8>;
- xlnx,family = "spartan6";
- xlnx,odd-parity = <0x1>;
- xlnx,s-axi-aclk-freq-hz = <0x3f940ab>;
- xlnx,use-parity = <0x0>;
- } ;
- microblaze_0_intc: interrupt-controller@41200000 {
- #interrupt-cells = <0x2>;
- compatible = "xlnx,axi-intc-1.01.a", "xlnx,xps-intc-1.00.a";
- interrupt-controller ;
- reg = < 0x41200000 0x10000 >;
- xlnx,kind-of-intr = <0xc>;
- xlnx,num-intr-inputs = <0x4>;
- } ;
- system_timer: timer@41c00000 {
- clock-frequency = <66666667>;
- compatible = "xlnx,axi-timer-1.02.a", "xlnx,xps-timer-1.00.a";
- interrupt-parent = <µblaze_0_intc>;
- interrupts = < 0 2 >;
- reg = < 0x41c00000 0x10000 >;
- xlnx,count-width = <0x20>;
- xlnx,family = "spartan6";
- xlnx,gen0-assert = <0x1>;
- xlnx,gen1-assert = <0x1>;
- xlnx,one-timer-only = <0x0>;
- xlnx,trig0-assert = <0x1>;
- xlnx,trig1-assert = <0x1>;
- } ;
- } ;
- } ;
|