1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393 |
- /* SPDX-License-Identifier: GPL-2.0-or-later */
- /**
- ******************************************************************************
- * @file syscon_iopad_ctrl_macro.h
- * @author StarFive Technology
- * @version V1.0
- * @date 06/25/2020
- * @brief
- ******************************************************************************
- * @copy
- *
- * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
- * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
- * TIME. AS A RESULT, STARFIVE SHALL NOT BE HELD LIABLE FOR ANY
- * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
- * FROM THE CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
- * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
- *
- * COPYRIGHT 2020 Shanghai StarFive Technology Co., Ltd.
- */
- #ifndef _SYSCON_IOPAD_CTRL_MACRO_H_
- #define _SYSCON_IOPAD_CTRL_MACRO_H_
- //#define SYSCON_IOPAD_CTRL_BASE_ADDR 0x0
- #define syscon_iopad_ctrl_register0_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x0
- #define syscon_iopad_ctrl_register1_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x4
- #define syscon_iopad_ctrl_register2_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x8
- #define syscon_iopad_ctrl_register3_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC
- #define syscon_iopad_ctrl_register4_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x10
- #define syscon_iopad_ctrl_register5_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x14
- #define syscon_iopad_ctrl_register6_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x18
- #define syscon_iopad_ctrl_register7_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x1C
- #define syscon_iopad_ctrl_register8_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x20
- #define syscon_iopad_ctrl_register9_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x24
- #define syscon_iopad_ctrl_register10_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x28
- #define syscon_iopad_ctrl_register11_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x2C
- #define syscon_iopad_ctrl_register12_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x30
- #define syscon_iopad_ctrl_register13_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x34
- #define syscon_iopad_ctrl_register14_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x38
- #define syscon_iopad_ctrl_register15_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x3C
- #define syscon_iopad_ctrl_register16_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x40
- #define syscon_iopad_ctrl_register17_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x44
- #define syscon_iopad_ctrl_register18_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x48
- #define syscon_iopad_ctrl_register19_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x4C
- #define syscon_iopad_ctrl_register20_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x50
- #define syscon_iopad_ctrl_register21_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x54
- #define syscon_iopad_ctrl_register22_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x58
- #define syscon_iopad_ctrl_register23_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x5C
- #define syscon_iopad_ctrl_register24_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x60
- #define syscon_iopad_ctrl_register25_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x64
- #define syscon_iopad_ctrl_register26_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x68
- #define syscon_iopad_ctrl_register27_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x6C
- #define syscon_iopad_ctrl_register28_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x70
- #define syscon_iopad_ctrl_register29_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x74
- #define syscon_iopad_ctrl_register30_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x78
- #define syscon_iopad_ctrl_register31_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x7C
- #define syscon_iopad_ctrl_register32_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x80
- #define syscon_iopad_ctrl_register33_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x84
- #define syscon_iopad_ctrl_register34_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x88
- #define syscon_iopad_ctrl_register35_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x8C
- #define syscon_iopad_ctrl_register36_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x90
- #define syscon_iopad_ctrl_register37_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x94
- #define syscon_iopad_ctrl_register38_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x98
- #define syscon_iopad_ctrl_register39_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x9C
- #define syscon_iopad_ctrl_register40_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xA0
- #define syscon_iopad_ctrl_register41_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xA4
- #define syscon_iopad_ctrl_register42_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xA8
- #define syscon_iopad_ctrl_register43_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xAC
- #define syscon_iopad_ctrl_register44_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xB0
- #define syscon_iopad_ctrl_register45_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xB4
- #define syscon_iopad_ctrl_register46_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xB8
- #define syscon_iopad_ctrl_register47_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xBC
- #define syscon_iopad_ctrl_register48_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC0
- #define syscon_iopad_ctrl_register49_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC4
- #define syscon_iopad_ctrl_register50_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC8
- #define syscon_iopad_ctrl_register51_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xCC
- #define syscon_iopad_ctrl_register52_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xD0
- #define syscon_iopad_ctrl_register53_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xD4
- #define syscon_iopad_ctrl_register54_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xD8
- #define syscon_iopad_ctrl_register55_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xDC
- #define syscon_iopad_ctrl_register56_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xE0
- #define syscon_iopad_ctrl_register57_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xE4
- #define syscon_iopad_ctrl_register58_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xE8
- #define syscon_iopad_ctrl_register59_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xEC
- #define syscon_iopad_ctrl_register60_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xF0
- #define syscon_iopad_ctrl_register61_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xF4
- #define syscon_iopad_ctrl_register62_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xF8
- #define syscon_iopad_ctrl_register63_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xFC
- #define syscon_iopad_ctrl_register64_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x100
- #define syscon_iopad_ctrl_register65_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x104
- #define syscon_iopad_ctrl_register66_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x108
- #define syscon_iopad_ctrl_register67_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x10C
- #define syscon_iopad_ctrl_register68_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x110
- #define syscon_iopad_ctrl_register69_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x114
- #define syscon_iopad_ctrl_register70_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x118
- #define syscon_iopad_ctrl_register71_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x11C
- #define syscon_iopad_ctrl_register72_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x120
- #define syscon_iopad_ctrl_register73_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x124
- #define syscon_iopad_ctrl_register74_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x128
- #define syscon_iopad_ctrl_register75_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x12C
- #define syscon_iopad_ctrl_register76_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x130
- #define syscon_iopad_ctrl_register77_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x134
- #define syscon_iopad_ctrl_register78_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x138
- #define syscon_iopad_ctrl_register79_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x13C
- #define syscon_iopad_ctrl_register80_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x140
- #define syscon_iopad_ctrl_register81_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x144
- #define syscon_iopad_ctrl_register82_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x148
- #define syscon_iopad_ctrl_register83_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x14C
- #define syscon_iopad_ctrl_register84_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x150
- #define syscon_iopad_ctrl_register85_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x154
- #define syscon_iopad_ctrl_register86_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x158
- #define syscon_iopad_ctrl_register87_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x15C
- #define syscon_iopad_ctrl_register88_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x160
- #define syscon_iopad_ctrl_register89_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x164
- #define syscon_iopad_ctrl_register90_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x168
- #define syscon_iopad_ctrl_register91_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x16C
- #define syscon_iopad_ctrl_register92_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x170
- #define syscon_iopad_ctrl_register93_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x174
- #define syscon_iopad_ctrl_register94_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x178
- #define syscon_iopad_ctrl_register95_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x17C
- #define syscon_iopad_ctrl_register96_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x180
- #define syscon_iopad_ctrl_register97_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x184
- #define syscon_iopad_ctrl_register98_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x188
- #define syscon_iopad_ctrl_register99_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x18C
- #define syscon_iopad_ctrl_register100_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x190
- #define syscon_iopad_ctrl_register101_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x194
- #define syscon_iopad_ctrl_register102_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x198
- #define syscon_iopad_ctrl_register103_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x19C
- #define syscon_iopad_ctrl_register104_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x1A0
- #define _SET_SYSCON_REG_register0_SCFG_gpio_pad_ctrl_0(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register0_SCFG_gpio_pad_ctrl_0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register1_SCFG_gpio_pad_ctrl_1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register1_SCFG_gpio_pad_ctrl_1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register1_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register2_SCFG_gpio_pad_ctrl_2(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register2_SCFG_gpio_pad_ctrl_2(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register2_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register3_SCFG_gpio_pad_ctrl_3(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register3_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register3_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register3_SCFG_gpio_pad_ctrl_3(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register3_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register4_SCFG_gpio_pad_ctrl_4(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register4_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register4_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register4_SCFG_gpio_pad_ctrl_4(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register4_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register5_SCFG_gpio_pad_ctrl_5(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register5_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register5_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register5_SCFG_gpio_pad_ctrl_5(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register5_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register6_SCFG_gpio_pad_ctrl_6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register6_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register6_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register6_SCFG_gpio_pad_ctrl_6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register6_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register7_SCFG_gpio_pad_ctrl_7(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register7_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register7_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register7_SCFG_gpio_pad_ctrl_7(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register7_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register8_SCFG_gpio_pad_ctrl_8(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register8_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register8_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register8_SCFG_gpio_pad_ctrl_8(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register8_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register9_SCFG_gpio_pad_ctrl_9(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register9_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register9_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register9_SCFG_gpio_pad_ctrl_9(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register9_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register10_SCFG_gpio_pad_ctrl_10(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register10_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register10_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register10_SCFG_gpio_pad_ctrl_10(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register10_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register11_SCFG_gpio_pad_ctrl_11(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register11_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register11_SCFG_gpio_pad_ctrl_11(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register12_SCFG_gpio_pad_ctrl_12(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register12_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register12_SCFG_gpio_pad_ctrl_12(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register13_SCFG_gpio_pad_ctrl_13(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register13_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register13_SCFG_gpio_pad_ctrl_13(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register14_SCFG_gpio_pad_ctrl_14(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register14_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register14_SCFG_gpio_pad_ctrl_14(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register15_SCFG_gpio_pad_ctrl_15(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register15_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register15_SCFG_gpio_pad_ctrl_15(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_gpio_pad_ctrl_16(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_gpio_pad_ctrl_16(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register17_SCFG_gpio_pad_ctrl_17(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register17_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register17_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register17_SCFG_gpio_pad_ctrl_17(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register17_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register18_SCFG_gpio_pad_ctrl_18(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register18_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register18_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register18_SCFG_gpio_pad_ctrl_18(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register18_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register19_SCFG_gpio_pad_ctrl_19(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register19_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register19_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register19_SCFG_gpio_pad_ctrl_19(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register19_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register20_SCFG_gpio_pad_ctrl_20(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register20_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register20_SCFG_gpio_pad_ctrl_20(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register21_SCFG_gpio_pad_ctrl_21(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register21_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register21_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register21_SCFG_gpio_pad_ctrl_21(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register21_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register22_SCFG_gpio_pad_ctrl_22(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register22_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register22_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register22_SCFG_gpio_pad_ctrl_22(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register22_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register23_SCFG_gpio_pad_ctrl_23(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register23_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register23_SCFG_gpio_pad_ctrl_23(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register24_SCFG_gpio_pad_ctrl_24(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register24_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register24_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register24_SCFG_gpio_pad_ctrl_24(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register24_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register25_SCFG_gpio_pad_ctrl_25(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register25_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register25_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register25_SCFG_gpio_pad_ctrl_25(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register25_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register26_SCFG_gpio_pad_ctrl_26(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register26_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register26_SCFG_gpio_pad_ctrl_26(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register27_SCFG_gpio_pad_ctrl_27(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register27_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register27_SCFG_gpio_pad_ctrl_27(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register28_SCFG_gpio_pad_ctrl_28(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register28_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register28_SCFG_gpio_pad_ctrl_28(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register29_SCFG_gpio_pad_ctrl_29(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register29_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register29_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register29_SCFG_gpio_pad_ctrl_29(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register29_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register30_SCFG_gpio_pad_ctrl_30(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register30_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register30_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register30_SCFG_gpio_pad_ctrl_30(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register30_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register31_SCFG_gpio_pad_ctrl_31(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register31_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register31_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register31_SCFG_gpio_pad_ctrl_31(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register31_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register32_SCFG_funcshare_pad_ctrl_0(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register32_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register32_SCFG_funcshare_pad_ctrl_0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register33_SCFG_funcshare_pad_ctrl_1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_SCFG_funcshare_pad_ctrl_1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register34_SCFG_funcshare_pad_ctrl_2(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_SCFG_funcshare_pad_ctrl_2(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register35_SCFG_funcshare_pad_ctrl_3(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register35_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register35_SCFG_funcshare_pad_ctrl_3(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register36_SCFG_funcshare_pad_ctrl_4(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register36_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register36_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register36_SCFG_funcshare_pad_ctrl_4(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register36_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register37_SCFG_funcshare_pad_ctrl_5(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register37_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register37_SCFG_funcshare_pad_ctrl_5(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register38_SCFG_funcshare_pad_ctrl_6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register38_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register38_SCFG_funcshare_pad_ctrl_6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register39_SCFG_funcshare_pad_ctrl_7(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register39_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register39_SCFG_funcshare_pad_ctrl_7(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register40_SCFG_funcshare_pad_ctrl_8(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register40_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register40_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register40_SCFG_funcshare_pad_ctrl_8(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register40_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register41_SCFG_funcshare_pad_ctrl_9(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register41_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register41_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register41_SCFG_funcshare_pad_ctrl_9(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register41_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register42_SCFG_funcshare_pad_ctrl_10(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register42_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register42_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register42_SCFG_funcshare_pad_ctrl_10(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register42_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register43_SCFG_funcshare_pad_ctrl_11(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register43_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register43_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register43_SCFG_funcshare_pad_ctrl_11(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register43_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register44_SCFG_funcshare_pad_ctrl_12(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register44_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register44_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register44_SCFG_funcshare_pad_ctrl_12(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register44_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register45_SCFG_funcshare_pad_ctrl_13(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register45_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register45_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register45_SCFG_funcshare_pad_ctrl_13(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register45_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register46_SCFG_funcshare_pad_ctrl_14(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register46_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register46_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register46_SCFG_funcshare_pad_ctrl_14(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register46_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register47_SCFG_funcshare_pad_ctrl_15(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register47_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register47_SCFG_funcshare_pad_ctrl_15(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register48_SCFG_funcshare_pad_ctrl_16(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register48_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register48_SCFG_funcshare_pad_ctrl_16(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register49_SCFG_funcshare_pad_ctrl_17(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register49_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register49_SCFG_funcshare_pad_ctrl_17(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register50_SCFG_funcshare_pad_ctrl_18(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register50_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register50_SCFG_funcshare_pad_ctrl_18(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register51_SCFG_funcshare_pad_ctrl_19(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register51_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register51_SCFG_funcshare_pad_ctrl_19(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register52_SCFG_funcshare_pad_ctrl_20(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register52_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register52_SCFG_funcshare_pad_ctrl_20(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_funcshare_pad_ctrl_21(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_funcshare_pad_ctrl_21(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_funcshare_pad_ctrl_22(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_funcshare_pad_ctrl_22(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_funcshare_pad_ctrl_23(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_funcshare_pad_ctrl_23(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_funcshare_pad_ctrl_24(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_funcshare_pad_ctrl_24(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_funcshare_pad_ctrl_25(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_funcshare_pad_ctrl_25(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_funcshare_pad_ctrl_26(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_funcshare_pad_ctrl_26(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_funcshare_pad_ctrl_27(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_funcshare_pad_ctrl_27(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_funcshare_pad_ctrl_28(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_funcshare_pad_ctrl_28(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_funcshare_pad_ctrl_29(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_funcshare_pad_ctrl_29(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_funcshare_pad_ctrl_30(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_funcshare_pad_ctrl_30(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_funcshare_pad_ctrl_31(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_funcshare_pad_ctrl_31(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_funcshare_pad_ctrl_32(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_funcshare_pad_ctrl_32(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_funcshare_pad_ctrl_33(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_funcshare_pad_ctrl_33(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_funcshare_pad_ctrl_34(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_funcshare_pad_ctrl_34(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_funcshare_pad_ctrl_35(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_funcshare_pad_ctrl_35(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register68_SCFG_funcshare_pad_ctrl_36(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register68_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register68_SCFG_funcshare_pad_ctrl_36(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register69_SCFG_funcshare_pad_ctrl_37(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register69_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register69_SCFG_funcshare_pad_ctrl_37(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register70_SCFG_funcshare_pad_ctrl_38(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register70_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register70_SCFG_funcshare_pad_ctrl_38(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register71_SCFG_funcshare_pad_ctrl_39(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register71_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register71_SCFG_funcshare_pad_ctrl_39(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register72_SCFG_funcshare_pad_ctrl_40(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register72_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register72_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register72_SCFG_funcshare_pad_ctrl_40(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register72_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register73_SCFG_funcshare_pad_ctrl_41(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register73_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register73_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register73_SCFG_funcshare_pad_ctrl_41(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register73_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register74_SCFG_funcshare_pad_ctrl_42(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register74_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register74_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register74_SCFG_funcshare_pad_ctrl_42(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register74_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register75_SCFG_funcshare_pad_ctrl_43(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register75_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register75_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register75_SCFG_funcshare_pad_ctrl_43(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register75_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register76_SCFG_funcshare_pad_ctrl_44(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register76_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register76_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register76_SCFG_funcshare_pad_ctrl_44(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register76_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register77_SCFG_funcshare_pad_ctrl_45(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register77_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register77_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register77_SCFG_funcshare_pad_ctrl_45(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register77_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register78_SCFG_funcshare_pad_ctrl_46(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register78_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register78_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register78_SCFG_funcshare_pad_ctrl_46(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register78_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register79_SCFG_funcshare_pad_ctrl_47(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register79_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register79_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register79_SCFG_funcshare_pad_ctrl_47(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register79_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register80_SCFG_funcshare_pad_ctrl_48(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register80_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register80_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register80_SCFG_funcshare_pad_ctrl_48(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register80_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register81_SCFG_funcshare_pad_ctrl_49(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register81_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register81_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register81_SCFG_funcshare_pad_ctrl_49(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register81_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register82_SCFG_funcshare_pad_ctrl_50(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register82_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register82_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register82_SCFG_funcshare_pad_ctrl_50(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register82_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register83_SCFG_funcshare_pad_ctrl_51(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register83_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register83_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register83_SCFG_funcshare_pad_ctrl_51(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register83_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register84_SCFG_funcshare_pad_ctrl_52(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register84_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register84_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register84_SCFG_funcshare_pad_ctrl_52(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register84_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register85_SCFG_funcshare_pad_ctrl_53(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register85_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register85_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register85_SCFG_funcshare_pad_ctrl_53(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register85_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register86_SCFG_funcshare_pad_ctrl_54(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register86_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register86_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register86_SCFG_funcshare_pad_ctrl_54(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register86_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register87_SCFG_funcshare_pad_ctrl_55(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register87_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register87_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register87_SCFG_funcshare_pad_ctrl_55(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register87_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register88_SCFG_funcshare_pad_ctrl_56(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register88_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register88_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register88_SCFG_funcshare_pad_ctrl_56(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register88_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register89_SCFG_funcshare_pad_ctrl_57(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register89_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register89_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register89_SCFG_funcshare_pad_ctrl_57(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register89_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register90_SCFG_funcshare_pad_ctrl_58(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register90_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register90_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register90_SCFG_funcshare_pad_ctrl_58(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register90_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register91_SCFG_funcshare_pad_ctrl_59(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register91_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register91_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register91_SCFG_funcshare_pad_ctrl_59(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register91_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register92_SCFG_funcshare_pad_ctrl_60(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register92_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register92_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register92_SCFG_funcshare_pad_ctrl_60(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register92_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register93_SCFG_funcshare_pad_ctrl_61(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register93_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register93_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register93_SCFG_funcshare_pad_ctrl_61(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register93_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register94_SCFG_funcshare_pad_ctrl_62(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register94_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register94_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register94_SCFG_funcshare_pad_ctrl_62(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register94_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register95_SCFG_funcshare_pad_ctrl_63(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register95_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register95_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register95_SCFG_funcshare_pad_ctrl_63(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register95_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register96_SCFG_funcshare_pad_ctrl_64(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register96_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register96_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register96_SCFG_funcshare_pad_ctrl_64(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register96_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register97_SCFG_funcshare_pad_ctrl_65(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register97_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register97_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register97_SCFG_funcshare_pad_ctrl_65(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register97_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register98_SCFG_funcshare_pad_ctrl_66(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register98_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register98_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register98_SCFG_funcshare_pad_ctrl_66(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register98_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register99_SCFG_funcshare_pad_ctrl_67(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register99_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register99_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register99_SCFG_funcshare_pad_ctrl_67(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register99_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register100_SCFG_funcshare_pad_ctrl_68(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register100_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register100_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register100_SCFG_funcshare_pad_ctrl_68(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register100_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register101_SCFG_funcshare_pad_ctrl_69(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register101_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register101_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register101_SCFG_funcshare_pad_ctrl_69(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register101_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register102_SCFG_funcshare_pad_ctrl_70(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register102_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register102_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register102_SCFG_funcshare_pad_ctrl_70(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register102_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register103_SCFG_qspi_ioctrl(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register103_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7F); \
- _ezchip_macro_read_value_ |= (v&0x7F); \
- MA_OUTW(syscon_iopad_ctrl_register103_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register103_SCFG_qspi_ioctrl(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register103_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7f;\
- }
- #define _SET_SYSCON_REG_register104_SCFG_io_padshare_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register104_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (v&0x7); \
- MA_OUTW(syscon_iopad_ctrl_register104_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register104_SCFG_io_padshare_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register104_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #endif //_SYSCON_IOPAD_CTRL_MACRO_H_
|