Makefile 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. # Copyright (c) 2020 StarFiveTech, Inc
  2. # compiler tool chain
  3. CROSSCOMPILE?=riscv64-unknown-elf-
  4. CC=${CROSSCOMPILE}gcc
  5. LD=${CROSSCOMPILE}ld
  6. OBJCOPY=${CROSSCOMPILE}objcopy
  7. OBJDUMP=${CROSSCOMPILE}objdump
  8. SUFFIX=$(shell date +%y%m%d)
  9. GIT_VERSION=$(shell git show -s --pretty=format:%h)
  10. VERSION=$(SUFFIX)-$(GIT_VERSION)
  11. TARGET = ddrinit-$(SUFFIX)
  12. LINKER_SCRIPT := ddrinit.lds
  13. MAP_FILE := ddrinit.map
  14. #DDR_SPEED 1:1600. 2:2133 3:2666 4 :3200
  15. DDR_SPEED = 25
  16. INCLUDE_DIR = -I. -I../boot\
  17. -I../common\
  18. -I../gpio\
  19. -I../spi\
  20. -I../system\
  21. -I../uart \
  22. -I../timer \
  23. -I../sdio\
  24. -I../gpt\
  25. -I../ddrphy_cfg/memory/jedec_lpddr4_16gb_3200/regconfig_sim_1066_cl20_bl16
  26. # compiler options
  27. RISCV_ARCH := rv64imafdc
  28. RISCV_ABI := lp64d
  29. CFLAGS += -O2 -g -c -Wall -DVERSION=\"$(VERSION)\"
  30. CFLAGS += -march=$(RISCV_ARCH)
  31. CFLAGS += -mabi=$(RISCV_ABI)
  32. CFLAGS += -mcmodel=medany
  33. CFLAGS += $(INCLUDE_DIR)
  34. CCASFLAGS= -mcmodel=medany -mexplicit-relocs
  35. LDFLAGS = -march=$(RISCV_ARCH) -mabi=$(RISCV_ABI)-T $(LINKER_SCRIPT) -nostartfiles --specs=nano.specs -Wl,-Map,$(MAP_FILE)
  36. # object list
  37. OBJECTLIST=../boot/start.o \
  38. ../boot/bootmain.o \
  39. ../boot/trap.o \
  40. ../uart/uart.o \
  41. ../uart/cmd.o \
  42. ../uart/xmodem.o \
  43. ../uart/crc16.o \
  44. ../common/util.o \
  45. ../common/ctype.o \
  46. ../gpio/gpio.o \
  47. ../spi/spi.o \
  48. ../spi/spi_probe.o \
  49. ../spi/cadence_qspi.o \
  50. ../spi/spi_flash.o \
  51. ../spi/cadence_qspi_apb.o \
  52. ../timer/timer.o \
  53. ../sdio/bouncebuf.o \
  54. ../sdio/dw_mmc.o \
  55. ../sdio/mmc.o \
  56. ../sdio/mmc_write.o \
  57. ../sdio/sdio.o \
  58. ../gpt/gpt.o \
  59. ../ddrphy_cfg/regconfig.h.sim_PHY.o \
  60. ../ddrphy_cfg/regconfig.h.sim_PI.o \
  61. ../ddrphy_cfg/lpddr4_1600_cl28_bl16/regconfig_pi_start.o \
  62. ../ddrc_cfg/lpddr4_1066_cl20_bl16/orbit_boot_1066.o
  63. ifeq ($(DDR_SPEED), 1)
  64. OBJECTLIST +=../ddrc_cfg/orbit_boot_800.o
  65. else ifeq ($(DDR_SPEED), 2)
  66. OBJECTLIST +=../ddrc_cfg/orbit_boot_1066.o
  67. else ifeq ($(DDR_SPEED), 3)
  68. OBJECTLIST +=../ddrc_cfg/orbit_boot_1333.o
  69. else ifeq ($(DDR_SPEED), 4)
  70. OBJECTLIST +=../ddrc_cfg/orbit_boot_1600.o
  71. endif
  72. all:$(TARGET).elf $(TARGET).bin $(TARGET).asm
  73. $(TARGET).elf:$(OBJECTLIST)
  74. @echo ================================================================================
  75. $(CC) -o $(TARGET).elf $(LDFLAGS) $(OBJECTLIST)
  76. @echo $(TARGET).elf LINK SUCCEED!
  77. %.bin: %.elf
  78. $(OBJCOPY) -O binary $^ $@
  79. @if [ -f fsz.sh ]; then ./fsz.sh $(TARGET).bin; fi
  80. %.asm: %.elf
  81. $(OBJDUMP) -S $^ > $@
  82. %.dtb: %.dts
  83. dtc $^ -o $@ -O dtb
  84. %.o: %.S
  85. $(CC) $(CFLAGS) $(CCASFLAGS) -c $< -o $@
  86. %.o: %.c
  87. ifeq ($(DDR_SPEED), 1)
  88. echo #
  89. else ifeq ($(DDR_SPEED), 2)
  90. echo ##
  91. else ifeq ($(DDR_SPEED), 3)
  92. echo ###
  93. else ifeq ($(DDR_SPEED), 4)
  94. echo ####
  95. endif
  96. echo ddr_speed $(DDR_SPEED)
  97. $(CC) $(CFLAGS) -o $@ -c $<
  98. .PHONY: clean
  99. clean:
  100. rm -f $(OBJECTLIST) $(TARGET).bin *.asm