123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377 |
- /******************************************************************
- *
- * syscon_iopad_ctrl_top C MACRO generated by ezchip
- *
- ******************************************************************/
- #ifndef _SYSCON_IOPAD_CTRL_MACRO_H_
- #define _SYSCON_IOPAD_CTRL_MACRO_H_
- //#define SYSCON_IOPAD_CTRL_BASE_ADDR 0x0
- #define syscon_iopad_ctrl_register0_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x0
- #define syscon_iopad_ctrl_register1_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x4
- #define syscon_iopad_ctrl_register2_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x8
- #define syscon_iopad_ctrl_register3_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC
- #define syscon_iopad_ctrl_register4_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x10
- #define syscon_iopad_ctrl_register5_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x14
- #define syscon_iopad_ctrl_register6_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x18
- #define syscon_iopad_ctrl_register7_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x1C
- #define syscon_iopad_ctrl_register8_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x20
- #define syscon_iopad_ctrl_register9_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x24
- #define syscon_iopad_ctrl_register10_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x28
- #define syscon_iopad_ctrl_register11_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x2C
- #define syscon_iopad_ctrl_register12_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x30
- #define syscon_iopad_ctrl_register13_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x34
- #define syscon_iopad_ctrl_register14_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x38
- #define syscon_iopad_ctrl_register15_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x3C
- #define syscon_iopad_ctrl_register16_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x40
- #define syscon_iopad_ctrl_register17_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x44
- #define syscon_iopad_ctrl_register18_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x48
- #define syscon_iopad_ctrl_register19_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x4C
- #define syscon_iopad_ctrl_register20_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x50
- #define syscon_iopad_ctrl_register21_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x54
- #define syscon_iopad_ctrl_register22_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x58
- #define syscon_iopad_ctrl_register23_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x5C
- #define syscon_iopad_ctrl_register24_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x60
- #define syscon_iopad_ctrl_register25_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x64
- #define syscon_iopad_ctrl_register26_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x68
- #define syscon_iopad_ctrl_register27_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x6C
- #define syscon_iopad_ctrl_register28_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x70
- #define syscon_iopad_ctrl_register29_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x74
- #define syscon_iopad_ctrl_register30_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x78
- #define syscon_iopad_ctrl_register31_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x7C
- #define syscon_iopad_ctrl_register32_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x80
- #define syscon_iopad_ctrl_register33_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x84
- #define syscon_iopad_ctrl_register34_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x88
- #define syscon_iopad_ctrl_register35_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x8C
- #define syscon_iopad_ctrl_register36_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x90
- #define syscon_iopad_ctrl_register37_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x94
- #define syscon_iopad_ctrl_register38_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x98
- #define syscon_iopad_ctrl_register39_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x9C
- #define syscon_iopad_ctrl_register40_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xA0
- #define syscon_iopad_ctrl_register41_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xA4
- #define syscon_iopad_ctrl_register42_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xA8
- #define syscon_iopad_ctrl_register43_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xAC
- #define syscon_iopad_ctrl_register44_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xB0
- #define syscon_iopad_ctrl_register45_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xB4
- #define syscon_iopad_ctrl_register46_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xB8
- #define syscon_iopad_ctrl_register47_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xBC
- #define syscon_iopad_ctrl_register48_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC0
- #define syscon_iopad_ctrl_register49_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC4
- #define syscon_iopad_ctrl_register50_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xC8
- #define syscon_iopad_ctrl_register51_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xCC
- #define syscon_iopad_ctrl_register52_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xD0
- #define syscon_iopad_ctrl_register53_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xD4
- #define syscon_iopad_ctrl_register54_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xD8
- #define syscon_iopad_ctrl_register55_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xDC
- #define syscon_iopad_ctrl_register56_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xE0
- #define syscon_iopad_ctrl_register57_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xE4
- #define syscon_iopad_ctrl_register58_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xE8
- #define syscon_iopad_ctrl_register59_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xEC
- #define syscon_iopad_ctrl_register60_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xF0
- #define syscon_iopad_ctrl_register61_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xF4
- #define syscon_iopad_ctrl_register62_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xF8
- #define syscon_iopad_ctrl_register63_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0xFC
- #define syscon_iopad_ctrl_register64_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x100
- #define syscon_iopad_ctrl_register65_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x104
- #define syscon_iopad_ctrl_register66_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x108
- #define syscon_iopad_ctrl_register67_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x10C
- #define syscon_iopad_ctrl_register68_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x110
- #define syscon_iopad_ctrl_register69_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x114
- #define syscon_iopad_ctrl_register70_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x118
- #define syscon_iopad_ctrl_register71_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x11C
- #define syscon_iopad_ctrl_register72_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x120
- #define syscon_iopad_ctrl_register73_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x124
- #define syscon_iopad_ctrl_register74_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x128
- #define syscon_iopad_ctrl_register75_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x12C
- #define syscon_iopad_ctrl_register76_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x130
- #define syscon_iopad_ctrl_register77_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x134
- #define syscon_iopad_ctrl_register78_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x138
- #define syscon_iopad_ctrl_register79_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x13C
- #define syscon_iopad_ctrl_register80_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x140
- #define syscon_iopad_ctrl_register81_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x144
- #define syscon_iopad_ctrl_register82_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x148
- #define syscon_iopad_ctrl_register83_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x14C
- #define syscon_iopad_ctrl_register84_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x150
- #define syscon_iopad_ctrl_register85_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x154
- #define syscon_iopad_ctrl_register86_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x158
- #define syscon_iopad_ctrl_register87_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x15C
- #define syscon_iopad_ctrl_register88_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x160
- #define syscon_iopad_ctrl_register89_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x164
- #define syscon_iopad_ctrl_register90_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x168
- #define syscon_iopad_ctrl_register91_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x16C
- #define syscon_iopad_ctrl_register92_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x170
- #define syscon_iopad_ctrl_register93_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x174
- #define syscon_iopad_ctrl_register94_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x178
- #define syscon_iopad_ctrl_register95_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x17C
- #define syscon_iopad_ctrl_register96_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x180
- #define syscon_iopad_ctrl_register97_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x184
- #define syscon_iopad_ctrl_register98_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x188
- #define syscon_iopad_ctrl_register99_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x18C
- #define syscon_iopad_ctrl_register100_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x190
- #define syscon_iopad_ctrl_register101_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x194
- #define syscon_iopad_ctrl_register102_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x198
- #define syscon_iopad_ctrl_register103_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x19C
- #define syscon_iopad_ctrl_register104_REG_ADDR SYSCON_IOPAD_CTRL_BASE_ADDR + 0x1A0
- #define _SET_SYSCON_REG_register0_SCFG_gpio_pad_ctrl_0(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register0_SCFG_gpio_pad_ctrl_0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register1_SCFG_gpio_pad_ctrl_1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register1_SCFG_gpio_pad_ctrl_1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register1_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register2_SCFG_gpio_pad_ctrl_2(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register2_SCFG_gpio_pad_ctrl_2(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register2_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register3_SCFG_gpio_pad_ctrl_3(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register3_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register3_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register3_SCFG_gpio_pad_ctrl_3(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register3_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register4_SCFG_gpio_pad_ctrl_4(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register4_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register4_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register4_SCFG_gpio_pad_ctrl_4(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register4_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register5_SCFG_gpio_pad_ctrl_5(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register5_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register5_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register5_SCFG_gpio_pad_ctrl_5(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register5_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register6_SCFG_gpio_pad_ctrl_6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register6_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register6_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register6_SCFG_gpio_pad_ctrl_6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register6_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register7_SCFG_gpio_pad_ctrl_7(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register7_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register7_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register7_SCFG_gpio_pad_ctrl_7(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register7_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register8_SCFG_gpio_pad_ctrl_8(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register8_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register8_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register8_SCFG_gpio_pad_ctrl_8(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register8_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register9_SCFG_gpio_pad_ctrl_9(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register9_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register9_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register9_SCFG_gpio_pad_ctrl_9(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register9_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register10_SCFG_gpio_pad_ctrl_10(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register10_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register10_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register10_SCFG_gpio_pad_ctrl_10(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register10_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register11_SCFG_gpio_pad_ctrl_11(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register11_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register11_SCFG_gpio_pad_ctrl_11(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register12_SCFG_gpio_pad_ctrl_12(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register12_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register12_SCFG_gpio_pad_ctrl_12(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register13_SCFG_gpio_pad_ctrl_13(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register13_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register13_SCFG_gpio_pad_ctrl_13(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register14_SCFG_gpio_pad_ctrl_14(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register14_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register14_SCFG_gpio_pad_ctrl_14(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register15_SCFG_gpio_pad_ctrl_15(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register15_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register15_SCFG_gpio_pad_ctrl_15(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_gpio_pad_ctrl_16(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_gpio_pad_ctrl_16(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register17_SCFG_gpio_pad_ctrl_17(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register17_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register17_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register17_SCFG_gpio_pad_ctrl_17(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register17_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register18_SCFG_gpio_pad_ctrl_18(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register18_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register18_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register18_SCFG_gpio_pad_ctrl_18(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register18_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register19_SCFG_gpio_pad_ctrl_19(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register19_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register19_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register19_SCFG_gpio_pad_ctrl_19(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register19_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register20_SCFG_gpio_pad_ctrl_20(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register20_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register20_SCFG_gpio_pad_ctrl_20(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register21_SCFG_gpio_pad_ctrl_21(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register21_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register21_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register21_SCFG_gpio_pad_ctrl_21(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register21_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register22_SCFG_gpio_pad_ctrl_22(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register22_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register22_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register22_SCFG_gpio_pad_ctrl_22(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register22_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register23_SCFG_gpio_pad_ctrl_23(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register23_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register23_SCFG_gpio_pad_ctrl_23(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register24_SCFG_gpio_pad_ctrl_24(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register24_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register24_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register24_SCFG_gpio_pad_ctrl_24(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register24_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register25_SCFG_gpio_pad_ctrl_25(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register25_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register25_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register25_SCFG_gpio_pad_ctrl_25(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register25_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register26_SCFG_gpio_pad_ctrl_26(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register26_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register26_SCFG_gpio_pad_ctrl_26(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register27_SCFG_gpio_pad_ctrl_27(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register27_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register27_SCFG_gpio_pad_ctrl_27(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register28_SCFG_gpio_pad_ctrl_28(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register28_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register28_SCFG_gpio_pad_ctrl_28(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register29_SCFG_gpio_pad_ctrl_29(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register29_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register29_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register29_SCFG_gpio_pad_ctrl_29(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register29_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register30_SCFG_gpio_pad_ctrl_30(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register30_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register30_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register30_SCFG_gpio_pad_ctrl_30(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register30_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register31_SCFG_gpio_pad_ctrl_31(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register31_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register31_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register31_SCFG_gpio_pad_ctrl_31(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register31_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register32_SCFG_funcshare_pad_ctrl_0(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register32_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register32_SCFG_funcshare_pad_ctrl_0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register33_SCFG_funcshare_pad_ctrl_1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_SCFG_funcshare_pad_ctrl_1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register34_SCFG_funcshare_pad_ctrl_2(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_SCFG_funcshare_pad_ctrl_2(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register35_SCFG_funcshare_pad_ctrl_3(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register35_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register35_SCFG_funcshare_pad_ctrl_3(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register36_SCFG_funcshare_pad_ctrl_4(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register36_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register36_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register36_SCFG_funcshare_pad_ctrl_4(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register36_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register37_SCFG_funcshare_pad_ctrl_5(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register37_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register37_SCFG_funcshare_pad_ctrl_5(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register38_SCFG_funcshare_pad_ctrl_6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register38_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register38_SCFG_funcshare_pad_ctrl_6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register39_SCFG_funcshare_pad_ctrl_7(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register39_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register39_SCFG_funcshare_pad_ctrl_7(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register40_SCFG_funcshare_pad_ctrl_8(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register40_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register40_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register40_SCFG_funcshare_pad_ctrl_8(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register40_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register41_SCFG_funcshare_pad_ctrl_9(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register41_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register41_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register41_SCFG_funcshare_pad_ctrl_9(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register41_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register42_SCFG_funcshare_pad_ctrl_10(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register42_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register42_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register42_SCFG_funcshare_pad_ctrl_10(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register42_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register43_SCFG_funcshare_pad_ctrl_11(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register43_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register43_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register43_SCFG_funcshare_pad_ctrl_11(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register43_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register44_SCFG_funcshare_pad_ctrl_12(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register44_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register44_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register44_SCFG_funcshare_pad_ctrl_12(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register44_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register45_SCFG_funcshare_pad_ctrl_13(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register45_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register45_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register45_SCFG_funcshare_pad_ctrl_13(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register45_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register46_SCFG_funcshare_pad_ctrl_14(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register46_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register46_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register46_SCFG_funcshare_pad_ctrl_14(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register46_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register47_SCFG_funcshare_pad_ctrl_15(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register47_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register47_SCFG_funcshare_pad_ctrl_15(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register48_SCFG_funcshare_pad_ctrl_16(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register48_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register48_SCFG_funcshare_pad_ctrl_16(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register49_SCFG_funcshare_pad_ctrl_17(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register49_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register49_SCFG_funcshare_pad_ctrl_17(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register50_SCFG_funcshare_pad_ctrl_18(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register50_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register50_SCFG_funcshare_pad_ctrl_18(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register51_SCFG_funcshare_pad_ctrl_19(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register51_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register51_SCFG_funcshare_pad_ctrl_19(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register52_SCFG_funcshare_pad_ctrl_20(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register52_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register52_SCFG_funcshare_pad_ctrl_20(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_funcshare_pad_ctrl_21(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_funcshare_pad_ctrl_21(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_funcshare_pad_ctrl_22(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_funcshare_pad_ctrl_22(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_funcshare_pad_ctrl_23(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_funcshare_pad_ctrl_23(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_funcshare_pad_ctrl_24(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_funcshare_pad_ctrl_24(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_funcshare_pad_ctrl_25(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_funcshare_pad_ctrl_25(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_funcshare_pad_ctrl_26(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_funcshare_pad_ctrl_26(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_funcshare_pad_ctrl_27(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_funcshare_pad_ctrl_27(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_funcshare_pad_ctrl_28(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_funcshare_pad_ctrl_28(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_funcshare_pad_ctrl_29(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_funcshare_pad_ctrl_29(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_funcshare_pad_ctrl_30(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_funcshare_pad_ctrl_30(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_funcshare_pad_ctrl_31(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_funcshare_pad_ctrl_31(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_funcshare_pad_ctrl_32(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_funcshare_pad_ctrl_32(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_funcshare_pad_ctrl_33(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_funcshare_pad_ctrl_33(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_funcshare_pad_ctrl_34(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_funcshare_pad_ctrl_34(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_funcshare_pad_ctrl_35(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_funcshare_pad_ctrl_35(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register68_SCFG_funcshare_pad_ctrl_36(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register68_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register68_SCFG_funcshare_pad_ctrl_36(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register69_SCFG_funcshare_pad_ctrl_37(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register69_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register69_SCFG_funcshare_pad_ctrl_37(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register70_SCFG_funcshare_pad_ctrl_38(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register70_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register70_SCFG_funcshare_pad_ctrl_38(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register71_SCFG_funcshare_pad_ctrl_39(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register71_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register71_SCFG_funcshare_pad_ctrl_39(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register72_SCFG_funcshare_pad_ctrl_40(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register72_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register72_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register72_SCFG_funcshare_pad_ctrl_40(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register72_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register73_SCFG_funcshare_pad_ctrl_41(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register73_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register73_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register73_SCFG_funcshare_pad_ctrl_41(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register73_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register74_SCFG_funcshare_pad_ctrl_42(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register74_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register74_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register74_SCFG_funcshare_pad_ctrl_42(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register74_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register75_SCFG_funcshare_pad_ctrl_43(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register75_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register75_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register75_SCFG_funcshare_pad_ctrl_43(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register75_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register76_SCFG_funcshare_pad_ctrl_44(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register76_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register76_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register76_SCFG_funcshare_pad_ctrl_44(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register76_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register77_SCFG_funcshare_pad_ctrl_45(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register77_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register77_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register77_SCFG_funcshare_pad_ctrl_45(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register77_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register78_SCFG_funcshare_pad_ctrl_46(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register78_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register78_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register78_SCFG_funcshare_pad_ctrl_46(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register78_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register79_SCFG_funcshare_pad_ctrl_47(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register79_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register79_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register79_SCFG_funcshare_pad_ctrl_47(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register79_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register80_SCFG_funcshare_pad_ctrl_48(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register80_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register80_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register80_SCFG_funcshare_pad_ctrl_48(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register80_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register81_SCFG_funcshare_pad_ctrl_49(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register81_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register81_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register81_SCFG_funcshare_pad_ctrl_49(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register81_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register82_SCFG_funcshare_pad_ctrl_50(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register82_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register82_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register82_SCFG_funcshare_pad_ctrl_50(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register82_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register83_SCFG_funcshare_pad_ctrl_51(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register83_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register83_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register83_SCFG_funcshare_pad_ctrl_51(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register83_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register84_SCFG_funcshare_pad_ctrl_52(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register84_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register84_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register84_SCFG_funcshare_pad_ctrl_52(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register84_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register85_SCFG_funcshare_pad_ctrl_53(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register85_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register85_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register85_SCFG_funcshare_pad_ctrl_53(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register85_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register86_SCFG_funcshare_pad_ctrl_54(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register86_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register86_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register86_SCFG_funcshare_pad_ctrl_54(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register86_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register87_SCFG_funcshare_pad_ctrl_55(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register87_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register87_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register87_SCFG_funcshare_pad_ctrl_55(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register87_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register88_SCFG_funcshare_pad_ctrl_56(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register88_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register88_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register88_SCFG_funcshare_pad_ctrl_56(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register88_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register89_SCFG_funcshare_pad_ctrl_57(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register89_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register89_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register89_SCFG_funcshare_pad_ctrl_57(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register89_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register90_SCFG_funcshare_pad_ctrl_58(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register90_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register90_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register90_SCFG_funcshare_pad_ctrl_58(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register90_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register91_SCFG_funcshare_pad_ctrl_59(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register91_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register91_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register91_SCFG_funcshare_pad_ctrl_59(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register91_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register92_SCFG_funcshare_pad_ctrl_60(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register92_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register92_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register92_SCFG_funcshare_pad_ctrl_60(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register92_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register93_SCFG_funcshare_pad_ctrl_61(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register93_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register93_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register93_SCFG_funcshare_pad_ctrl_61(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register93_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register94_SCFG_funcshare_pad_ctrl_62(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register94_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register94_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register94_SCFG_funcshare_pad_ctrl_62(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register94_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register95_SCFG_funcshare_pad_ctrl_63(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register95_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register95_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register95_SCFG_funcshare_pad_ctrl_63(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register95_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register96_SCFG_funcshare_pad_ctrl_64(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register96_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register96_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register96_SCFG_funcshare_pad_ctrl_64(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register96_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register97_SCFG_funcshare_pad_ctrl_65(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register97_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register97_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register97_SCFG_funcshare_pad_ctrl_65(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register97_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register98_SCFG_funcshare_pad_ctrl_66(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register98_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register98_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register98_SCFG_funcshare_pad_ctrl_66(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register98_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register99_SCFG_funcshare_pad_ctrl_67(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register99_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register99_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register99_SCFG_funcshare_pad_ctrl_67(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register99_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register100_SCFG_funcshare_pad_ctrl_68(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register100_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register100_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register100_SCFG_funcshare_pad_ctrl_68(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register100_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register101_SCFG_funcshare_pad_ctrl_69(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register101_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register101_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register101_SCFG_funcshare_pad_ctrl_69(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register101_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register102_SCFG_funcshare_pad_ctrl_70(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register102_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_iopad_ctrl_register102_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register102_SCFG_funcshare_pad_ctrl_70(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register102_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register103_SCFG_qspi_ioctrl(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register103_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7F); \
- _ezchip_macro_read_value_ |= (v&0x7F); \
- MA_OUTW(syscon_iopad_ctrl_register103_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register103_SCFG_qspi_ioctrl(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register103_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7f;\
- }
- #define _SET_SYSCON_REG_register104_SCFG_io_padshare_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register104_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (v&0x7); \
- MA_OUTW(syscon_iopad_ctrl_register104_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register104_SCFG_io_padshare_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_iopad_ctrl_register104_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #endif //_SYSCON_IOPAD_CTRL_MACRO_H_
|