orbit_boot_1333.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /**
  3. ******************************************************************************
  4. * @file orbit_boot_1333.c
  5. * @author StarFive Technology
  6. * @version V1.0
  7. * @date 07/20/2020
  8. * @brief
  9. ******************************************************************************
  10. * @copy
  11. *
  12. * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  13. * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  14. * TIME. AS A RESULT, STARFIVE SHALL NOT BE HELD LIABLE FOR ANY
  15. * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  16. * FROM THE CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  17. * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  18. *
  19. * COPYRIGHT 2020 Shanghai StarFive Technology Co., Ltd.
  20. */
  21. #include <regconfig.h.sim_PI.h>
  22. #include <regconfig.h.sim_PHY.h>
  23. #include <sys.h>
  24. #include <clkgen_ctrl_macro.h>
  25. #include <comdef.h>
  26. #include <timer.h>
  27. void orbit_boot(uint32_t OMC_APB_BASE_ADDR, uint32_t OMC_SECURE_APB_BASE_ADDR, uint32_t PHY_APB_BASE_ADDR, u32 ddr_num)
  28. {
  29. u32 tmp = 0;
  30. int count = 0;
  31. int i = 0;
  32. //apb_write(OMC_APB_BASE_ADDR + 0x0, 0x00000401);//ignore_phy_rresp=1(Ignore dfi_rddata_valid from PHY,Only used in booting period);dram type=LPDDR4
  33. apb_write(OMC_APB_BASE_ADDR + 0x0, 0x00000001);
  34. apb_write(OMC_SECURE_APB_BASE_ADDR + 0xf00, 0x40001030);//enable address region 0; 2ranks; bit15?
  35. apb_write(OMC_SECURE_APB_BASE_ADDR + 0xf04, 0x00000001);
  36. apb_write(OMC_SECURE_APB_BASE_ADDR + 0xf10, 0x00800000);//region0_start //0x00800000
  37. apb_write(OMC_SECURE_APB_BASE_ADDR + 0xf14, 0x027fffff);//region0_end,SOC addr shift right 8bits //0x01ffffff
  38. apb_write(OMC_SECURE_APB_BASE_ADDR + 0xf18, 0x00000001);//2-channel interleaving
  39. apb_write(OMC_SECURE_APB_BASE_ADDR + 0xf30, 0x0f000031);//chip0:rank_size=128MB*(f+1)(2GB?);bg=0;row_width=16;col_width=10
  40. apb_write(OMC_SECURE_APB_BASE_ADDR + 0xf34, 0x0f000031);//chip1
  41. apb_write(OMC_SECURE_APB_BASE_ADDR + 0x110, 0xc0000001);//region0 attribute: allow secure write/read;enable security check for this region
  42. apb_write(OMC_SECURE_APB_BASE_ADDR + 0x114, 0xffffffff);//region0: [31:16]:nsaid_wr_en(allow non-secure write); [15:0]:nsaid_rd_en(allow non-secure read)
  43. apb_write(OMC_APB_BASE_ADDR + 0x10c, 0x00000505);//Temperature monitor reads to determine the maximum re-fresh interval
  44. apb_write(OMC_APB_BASE_ADDR + 0x11c, 0x00000000);//nop(byte lane no inversion,temperature monitor used)
  45. apb_write(OMC_APB_BASE_ADDR + 0x500, 0x00000201);//enable retimer for read data; freq_ratio
  46. apb_write(OMC_APB_BASE_ADDR + 0x514, 0x00000100);//phymstr_ack_disable=1
  47. apb_write(OMC_APB_BASE_ADDR + 0x6a8, 0x00040000);//Keep OMC idle for additional idle_num_upd cycles (ACLK) after dfi_phyupd_ack assertion
  48. apb_write(OMC_APB_BASE_ADDR + 0xea8, 0x00040000);//Keep OMC idle for additional idle_num_upd cycles (ACLK) after dfi_phyupd_ack assertion
  49. // Memory frequency should be changed below 50MHz somewhere before here
  50. apb_write(OMC_APB_BASE_ADDR + 0x504, 0x40000000);//assert dfi_init_start
  51. udelay(300);
  52. //cdns_dll_rst_deassert()
  53. tmp = apb_read(OMC_APB_BASE_ADDR + 0x504);//wait for dfi_init_complete
  54. while((tmp & 0x80000000) != 0x80000000) {
  55. udelay(1);
  56. tmp = apb_read(OMC_APB_BASE_ADDR + 0x504);
  57. }
  58. apb_write(OMC_APB_BASE_ADDR + 0x504, 0x00000000);//de-assert dfi_init_start; de-assert dfi_ctrlupd_req on exit from self-refresh mode
  59. // tINIT0 is controlled by System
  60. apb_write(OMC_APB_BASE_ADDR + 0x50c, 0x00000000);//Drive DRAM_RST_N low
  61. // Waits tINIT1 (200 us): Minimum RESET_n LOW time after completion of voltage ramp
  62. udelay(300);
  63. apb_write(OMC_APB_BASE_ADDR + 0x50c, 0x00000001);//Drive DRAM_RST_N high
  64. // Waits tINIT3 (2 ms): Minimum CKE low time after RESET_n high
  65. udelay(3000);
  66. // Drive CKE high
  67. apb_write(OMC_APB_BASE_ADDR + 0x10, 0x0000003c);//dram_command_cs: rank0/1; dram_command: power-down exit
  68. apb_write(OMC_APB_BASE_ADDR + 0x14, 0x00000001);//dram_command_start
  69. // Waits tINIT5 (2 us): Minimum idle time before first MRW/MRR command
  70. udelay(4);
  71. apb_write(OMC_APB_BASE_ADDR + 0x310, 0x00020000);//dfs_dfi_frequency=2
  72. apb_write(OMC_APB_BASE_ADDR + 0x310, 0x00020001);//dfs_dfi_init_start_toggle; assert dfi_init_start when dfi_frequency change
  73. // Write down RCLK-related CRs
  74. apb_write(OMC_APB_BASE_ADDR + 0x600, 0x002e0176);//Per-bank(31:16)/all-bank(15:0) refresh interval in OSC clock cycles for each of eight MR4 values.
  75. apb_write(OMC_APB_BASE_ADDR + 0x604, 0x002e0176);
  76. apb_write(OMC_APB_BASE_ADDR + 0x608, 0x001700bb);
  77. apb_write(OMC_APB_BASE_ADDR + 0x60c, 0x000b005d);
  78. apb_write(OMC_APB_BASE_ADDR + 0x610, 0x0005002e);
  79. apb_write(OMC_APB_BASE_ADDR + 0x614, 0x00020017);
  80. apb_write(OMC_APB_BASE_ADDR + 0x618, 0x00020017);
  81. apb_write(OMC_APB_BASE_ADDR + 0x61c, 0x00020017);//Per-bank(31:16)/all-bank(15:0) refresh interval in OSC clock cycles for each of eight MR4 values.
  82. apb_write(OMC_APB_BASE_ADDR + 0x678, 0x00000019);//t_zqcal(lpddr4) >= 1us(0x640)
  83. apb_write(OMC_APB_BASE_ADDR + 0x100, 0x000000f8);//abr_en[7:0]
  84. apb_write(OMC_APB_BASE_ADDR + 0x620, 0x03030404);//error: tCKCKEH(tCKSRX)>=3,tCMDCKE>=3,tRPpb(tRP)>=29,tRPab(tRP)>=34
  85. apb_write(OMC_APB_BASE_ADDR + 0x624, 0x04030505);//error: tCKE>=12,tSR(tCKESR)>=24,tCKELCK>=8,tXP>=12
  86. apb_write(OMC_APB_BASE_ADDR + 0x628, 0x07030884);
  87. apb_write(OMC_APB_BASE_ADDR + 0x62c, 0x13150401);
  88. apb_write(OMC_APB_BASE_ADDR + 0x630, 0x17150604);
  89. apb_write(OMC_APB_BASE_ADDR + 0x634, 0x00110000);
  90. apb_write(OMC_APB_BASE_ADDR + 0x638, 0x200a0a08);
  91. apb_write(OMC_APB_BASE_ADDR + 0x63c, 0x1730f803);//t_add_wr_p
  92. apb_write(OMC_APB_BASE_ADDR + 0x640, 0x00080c00);
  93. apb_write(OMC_APB_BASE_ADDR + 0x644, 0xa0040007);
  94. apb_write(OMC_APB_BASE_ADDR + 0x648, 0x00000000);
  95. apb_write(OMC_APB_BASE_ADDR + 0x64c, 0x00081306);
  96. apb_write(OMC_APB_BASE_ADDR + 0x650, 0x04070304);
  97. apb_write(OMC_APB_BASE_ADDR + 0x654, 0x00000404);
  98. apb_write(OMC_APB_BASE_ADDR + 0x658, 0x00000060);
  99. apb_write(OMC_APB_BASE_ADDR + 0x65c, 0x00030008);
  100. apb_write(OMC_APB_BASE_ADDR + 0x660, 0x00000000);
  101. apb_write(OMC_APB_BASE_ADDR + 0x680, 0x00000603);//DFI_timing
  102. apb_write(OMC_APB_BASE_ADDR + 0x684, 0x01000202);
  103. apb_write(OMC_APB_BASE_ADDR + 0x688, 0x0413040d);
  104. apb_write(OMC_APB_BASE_ADDR + 0x68c, 0x20002420);
  105. apb_write(OMC_APB_BASE_ADDR + 0x690, 0x00140000);
  106. apb_write(OMC_APB_BASE_ADDR + 0x69c, 0x01240074);
  107. apb_write(OMC_APB_BASE_ADDR + 0x6a0, 0x00000000);//dfi_tlvl_max=0, dfi_tctrlupd_interval=0
  108. apb_write(OMC_APB_BASE_ADDR + 0x6a4, 0x20240c00);
  109. apb_write(OMC_APB_BASE_ADDR + 0x6a8, 0x00040000);
  110. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x30010006);
  111. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  112. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x30020000);
  113. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  114. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x30030031);
  115. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  116. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x300b0066); //0x66->0x66
  117. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  118. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x30160016); //0x06->0x16
  119. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  120. apb_write(OMC_APB_BASE_ADDR + 0x10, 0x00000010);
  121. apb_write(OMC_APB_BASE_ADDR + 0x14, 0x00000001);
  122. // Waits tZQCAL (1 us)
  123. udelay(4);
  124. apb_write(OMC_APB_BASE_ADDR + 0x10, 0x00000011);
  125. apb_write(OMC_APB_BASE_ADDR + 0x14, 0x00000001);
  126. apb_write(OMC_APB_BASE_ADDR + 0x10, 0x00000020);
  127. apb_write(OMC_APB_BASE_ADDR + 0x14, 0x00000001);
  128. // Waits tZQCAL (1 us)
  129. udelay(4);
  130. apb_write(OMC_APB_BASE_ADDR + 0x10, 0x00000021);
  131. apb_write(OMC_APB_BASE_ADDR + 0x14, 0x00000001);
  132. apb_write(OMC_APB_BASE_ADDR + 0x514, 0x00000000);//phymstr_ack_disable=0
  133. tmp = apb_read(OMC_APB_BASE_ADDR + 0x518);//wait for dfi_phymstr_ack=1
  134. while((tmp & 0x00000002) != 0x00000002) {
  135. udelay(1);
  136. tmp = apb_read(OMC_APB_BASE_ADDR + 0x518);
  137. }
  138. //------ training start ------
  139. tmp = apb_read(OMC_APB_BASE_ADDR + 0x518);//wait for dfi_phymstr_ack=0
  140. while((tmp & 0x00000002) != 0x00000000) {
  141. tmp = apb_read(PHY_APB_BASE_ADDR + (0 +1 << 2)); //read freq_change_req_type
  142. if((tmp & 0x00000020) == 0x00000020) { //judge freq_change_req
  143. switch(tmp & 0x0000001f) { //judge freq_change_req_type
  144. case 0:
  145. if(ddr_num == 0) //ddrc_clock=12.5M
  146. {
  147. _SWITCH_CLOCK_clk_ddrc0_SOURCE_clk_ddrosc_div2_;
  148. udelay(100);
  149. }
  150. else
  151. {
  152. _SWITCH_CLOCK_clk_ddrc1_SOURCE_clk_ddrosc_div2_;
  153. udelay(100);
  154. }
  155. break;
  156. case 1:
  157. if(ddr_num == 0) //ddrc_clock=1600/8=200M
  158. {
  159. _SWITCH_CLOCK_clk_ddrc0_SOURCE_clk_ddrpll_div8_;
  160. udelay(100);
  161. }
  162. else
  163. {
  164. _SWITCH_CLOCK_clk_ddrc1_SOURCE_clk_ddrpll_div8_;
  165. udelay(100);
  166. }
  167. break;
  168. case 2:
  169. if(ddr_num == 0) //ddrc_clock=1600/2=800M
  170. {
  171. _SWITCH_CLOCK_clk_ddrc0_SOURCE_clk_ddrpll_div2_;
  172. udelay(100);
  173. }
  174. else
  175. {
  176. _SWITCH_CLOCK_clk_ddrc1_SOURCE_clk_ddrpll_div2_;
  177. udelay(100);
  178. }
  179. break;
  180. default:
  181. break;
  182. }
  183. apb_write(PHY_APB_BASE_ADDR + (0 +2 << 2), 0x01); //set freq_change_ack
  184. tmp = apb_read(PHY_APB_BASE_ADDR + (0 +2 << 2)); //read freq_change_ack
  185. while((tmp & 0x00000001) != 0x00000000) {
  186. tmp = apb_read(PHY_APB_BASE_ADDR + (0 +2 << 2)); //read freq_change_ack
  187. }
  188. }
  189. udelay(1);
  190. tmp = apb_read(OMC_APB_BASE_ADDR + 0x518); //read dfi_phymstr_ack
  191. }
  192. //------ training end --------
  193. //cdns_pi_end( 3);
  194. //apb_read(PHY_APB_BASE_ADDR + (16'd2048 +16'd11 <<2), tmp);//`DENALI_PI_11_DATA
  195. //apb_write(PHY_APB_BASE_ADDR + (16'd2048 +16'd11 <<2), tmp & ~4'hF | 4'h3);//set PI_CS_MAP=3
  196. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +83 <<2));//`DENALI_PI_83_DATA //read PI_INT_STATUS
  197. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +84 <<2));//`DENALI_PI_84_DATA
  198. apb_write(PHY_APB_BASE_ADDR + (2048 +84 <<2), tmp & 0xF8000000);
  199. //cdns_rdlvl_gate_tr_init( 3,0,0,0,0);
  200. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +46 <<2));//`DENALI_PI_46_DATA
  201. apb_write(PHY_APB_BASE_ADDR + (2048 +46 <<2), tmp & ~(0xF <<24) | (0x3 <<24));
  202. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +33 <<2));//`DENALI_PI_33_DATA
  203. apb_write(PHY_APB_BASE_ADDR + (2048 +33 <<2), tmp & ~(0x1<<24));
  204. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +44 <<2));//`DENALI_PI_44_DATA
  205. apb_write(PHY_APB_BASE_ADDR + (2048 +44 <<2), tmp & ~(0x1<<16));
  206. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +44 <<2));//`DENALI_PI_44_DATA
  207. apb_write(PHY_APB_BASE_ADDR + (2048 +44 <<2), tmp & ~(0x1<<24));
  208. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +45 <<2));//`DENALI_PI_45_DATA
  209. apb_write(PHY_APB_BASE_ADDR + (2048 +45 <<2), tmp | 0x1);
  210. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +146 <<2));//`DENALI_PI_146_DATA
  211. apb_write(PHY_APB_BASE_ADDR + (2048 +146 <<2), tmp | (0x3 <<24));
  212. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +147 <<2));//`DENALI_PI_147_DATA
  213. apb_write(PHY_APB_BASE_ADDR + (2048 +147 <<2), tmp | (0x3 <<8));
  214. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +147 <<2));//`DENALI_PI_147_DATA
  215. apb_write(PHY_APB_BASE_ADDR + (2048 +147 <<2), tmp | (0x3 <<24));
  216. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +44 <<2));//`DENALI_PI_44_DATA
  217. apb_write(PHY_APB_BASE_ADDR + (2048 +44 <<2), tmp | (0x1 <<8));
  218. //cdns_rdlvl_tr_init( 3,0,0,0,0);
  219. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +46 <<2));//`DENALI_PI_46_DATA
  220. apb_write(PHY_APB_BASE_ADDR + (2048 +46 <<2), tmp & ~(0xF <<16) | (0x3 <<16));
  221. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +33 <<2));//`DENALI_PI_33_DATA
  222. apb_write(PHY_APB_BASE_ADDR + (2048 +33 <<2), tmp & ~(0x1<<16));
  223. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +43 <<2));//`DENALI_PI_43_DATA
  224. apb_write(PHY_APB_BASE_ADDR + (2048 +43 <<2), tmp & ~(0x1<<16));
  225. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +43 <<2));//`DENALI_PI_43_DATA
  226. apb_write(PHY_APB_BASE_ADDR + (2048 +43 <<2), tmp & ~(0x1<<24));
  227. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +44 <<2));//`DENALI_PI_44_DATA
  228. apb_write(PHY_APB_BASE_ADDR + (2048 +44 <<2), tmp | 0x1);
  229. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +146 <<2));//`DENALI_PI_146_DATA
  230. apb_write(PHY_APB_BASE_ADDR + (2048 +146 <<2), tmp | (0x3 <<16));
  231. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +147 <<2));//`DENALI_PI_147_DATA
  232. apb_write(PHY_APB_BASE_ADDR + (2048 +147 <<2), tmp | 0x3);
  233. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +147 <<2));//`DENALI_PI_147_DATA
  234. apb_write(PHY_APB_BASE_ADDR + (2048 +147 <<2), tmp | (0x3 <<16));
  235. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +148 <<2));//`DENALI_PI_148_DATA
  236. apb_write(PHY_APB_BASE_ADDR + (2048 +148 <<2), tmp | (0x3 <<24));
  237. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +149 <<2));//`DENALI_PI_149_DATA
  238. apb_write(PHY_APB_BASE_ADDR + (2048 +149 <<2), tmp | (0x3 <<24));
  239. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +150 <<2));//`DENALI_PI_150_DATA
  240. apb_write(PHY_APB_BASE_ADDR + (2048 +150 <<2), tmp | (0x3 <<24));
  241. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +43 <<2));//`DENALI_PI_43_DATA
  242. apb_write(PHY_APB_BASE_ADDR + (2048 +43 <<2), tmp | (0x1 <<8));
  243. //cdns_wdqlvl_tr_init( 3,0,0,0,0);
  244. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +67 <<2));//`DENALI_PI_67_DATA
  245. apb_write(PHY_APB_BASE_ADDR + (2048 +67 <<2), tmp & ~(0xF <<8) | (0x3 <<8));
  246. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +68 <<2));//`DENALI_PI_68_DATA
  247. apb_write(PHY_APB_BASE_ADDR + (2048 +68 <<2), tmp & ~(0x1<<8));
  248. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +71 <<2));//`DENALI_PI_71_DATA
  249. apb_write(PHY_APB_BASE_ADDR + (2048 +71 <<2), tmp & ~(0x1<<16));
  250. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +71 <<2));//`DENALI_PI_71_DATA
  251. apb_write(PHY_APB_BASE_ADDR + (2048 +71 <<2), tmp & ~(0x1<<24));
  252. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +72 <<2));//`DENALI_PI_72_DATA
  253. apb_write(PHY_APB_BASE_ADDR + (2048 +72 <<2), tmp | (0x1 <<8));
  254. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +180 <<2));//`DENALI_PI_180_DATA
  255. apb_write(PHY_APB_BASE_ADDR + (2048 +180 <<2), tmp | (0x3 <<8));
  256. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +183 <<2));//`DENALI_PI_183_DATA
  257. apb_write(PHY_APB_BASE_ADDR + (2048 +183 <<2), tmp | (0x3 <<8));
  258. tmp = apb_read(PHY_APB_BASE_ADDR + (2048 +186 <<2));//`DENALI_PI_186_DATA
  259. apb_write(PHY_APB_BASE_ADDR + (2048 +186 <<2), tmp | (0x3 <<8));
  260. apb_write(OMC_APB_BASE_ADDR + 0x100, 0x000000e0);//abr_en[7:5]
  261. apb_write(OMC_APB_BASE_ADDR + 0x620, 0x04041d22);//tCKCKEH(tCKSRX)[31:24]>=3,tCMDCKE[18:16]>=3,tRPpb(tRP)[13:8]>=0x1D,tRPab(tRP)>=0x22
  262. apb_write(OMC_APB_BASE_ADDR + 0x624, 0x0c18080c);//tCKE[28:24]>=0xc,tSR(tCKESR)[21:16]>=0x18,tCKELCK[12:8]>=8,tXP[4:0]>=0xc
  263. apb_write(OMC_APB_BASE_ADDR + 0x628, 0x60440c9d);//tRC[31:24]>=(0x60||0x63)/tCK,tRAS[22:16]>=0x44,tRTP[13:8]>=0xc,adv_al[7]=1,tRCD[5:0]>=0x1d
  264. apb_write(OMC_APB_BASE_ADDR + 0x62c, 0x34271140);//t_wra[30:24]>=,t_wtra[21:16]>=,tRRD[12:8]>=0x10,tfaw[6:0]>=0x40
  265. apb_write(OMC_APB_BASE_ADDR + 0x630, 0x36231c0e);//t_rtrrd[30:24]>=,t_wrwtr[21:16]>=,RL[13:8]>=,WL[5:0]>=
  266. apb_write(OMC_APB_BASE_ADDR + 0x634, 0x00230000);//t_rtw[21:16]>=
  267. apb_write(OMC_APB_BASE_ADDR + 0x638, 0x20171708);//t_ccdmw[29:24]>=,t_mrw[21:16]>=,t_mrd[13:8]>=,t_mrr[3:0]>=8
  268. apb_write(OMC_APB_BASE_ADDR + 0x63c, 0x36420a06);//t_rtrrd[30:24]>=,n_add_wr_p[23:20]>=,t_add_wr_p[19:16]>=,twrcsgap[11:8]>=a(2*5), trdcsgap[3:0]>=6(2*3)
  269. apb_write(OMC_APB_BASE_ADDR + 0x640, 0x01cf2cd6);//t_ccd_gap[30:28]>=?,t_xsr[25:16]>=0x1CC(287.5ns_8gibx16),t_xp_mrri[14:8]>=31, t_refdpr[7:0]>=?
  270. apb_write(OMC_APB_BASE_ADDR + 0x644, 0x01320262);//t_wtrcr[31:28]>=?, t_rfcpb[25:16]>=0xe0(0x130),t_rfcab[9:0]>=0x1c0(0x260)
  271. apb_write(OMC_APB_BASE_ADDR + 0x648, 0x00000000);//t_pbr2pbr[7:0]=0x00
  272. apb_write(OMC_APB_BASE_ADDR + 0x64c, 0x000d351e);//n_rtp[21:16]>=0xC, n_wr_a[14:8]>=0x35, n_wr[5:0]>=0x1e
  273. apb_write(OMC_APB_BASE_ADDR + 0x650, 0x20664713);//t_rcd_derate[29:24]>=0x20,t_rc_derate[23:16]>=0x66(per-bank-precharge),t_ras_derate[14:8]>=0x47,t_rrd_derate[4:0]>=0x13
  274. apb_write(OMC_APB_BASE_ADDR + 0x654, 0x00002520);//t_rpab_derate[13:8]>=0x,t_rppb_derate[5:0]>=0x
  275. apb_write(OMC_APB_BASE_ADDR + 0x658, 0x00000060);//delay_wrexit_cyc_th[11:0]=?
  276. apb_write(OMC_APB_BASE_ADDR + 0x65c, 0x00900030);//t_zqcs[23:16]=0(lpddr4), t_zqlatch[9:0]>=0x20
  277. apb_write(OMC_APB_BASE_ADDR + 0x660, 0x00000000);//pwdn_entry_th[31:16], sr_entry_th[15:0]
  278. apb_write(OMC_APB_BASE_ADDR + 0x680, 0x14000416);//trdcslat=0x16->0x14;trddata_en=0x16->0x16
  279. apb_write(OMC_APB_BASE_ADDR + 0x684, 0x07000a04);//twrcslat=0x8->0x7;twrlat=0xa;twrdata=0x4
  280. apb_write(OMC_APB_BASE_ADDR + 0x688, 0x0515040e);//dfi_tctrl_delay[31:24]=4+1||5+1;dfi_twrdata_delay[23:16]=0x5(phy_ctrl);dfi_tdram_clk_disable[15:8]=2+1||3+1(phy);dfi_tdram_clk_enable[7:0]=2+1||3+1;
  281. apb_write(OMC_APB_BASE_ADDR + 0x68c, 0x20003320);//dfi_trdlvl_en[31:24];dfi_trdlvl_rr[15:8];dfi_twrlvl_en[7:0]
  282. apb_write(OMC_APB_BASE_ADDR + 0x690, 0x00140000);//dfi_twrlvl_ww[23:16];
  283. apb_write(OMC_APB_BASE_ADDR + 0x69c, 0x01240074);//dfi_tctrlupd_max[25:16]>=0x124??;dfi_tctrlupd_min[9:0]==0x74;
  284. apb_write(OMC_APB_BASE_ADDR + 0x6a0, 0x00000000);//dfi_tlvl_max[31:16]=0; dfi_tctrlupd_interval[9:0]=0???;
  285. apb_write(OMC_APB_BASE_ADDR + 0x6a4, 0x20330c00);//dfi_twdqlvl_en[31:24];dfi_twdqlvl_rw[23:16];dfi_twdqlvl_ww[15:8];
  286. apb_write(OMC_APB_BASE_ADDR + 0x6a8, 0x00040000);//idle_num_upd[31:16];dfi_tphymstr_rfsh[13:8];dfi_twdqlvl_resp[7:0];
  287. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x30010056);//nWR=30,BL=on the fly
  288. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  289. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x3002002d);//WL/RL for 1333M~1600M
  290. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  291. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x30030031);//PDDS=RZQ/6,PU-CAl=VDDQ/3(default)
  292. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  293. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x300b0066); //0x06->0x66
  294. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  295. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x30160016);//soc_ODT=RZQ/6, 0x06->0x1e->0x16
  296. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  297. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x300c0015); //vref(ca)
  298. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  299. apb_write(OMC_APB_BASE_ADDR + 0x4, 0x300e0017); //vref(dq)
  300. apb_write(OMC_APB_BASE_ADDR + 0xc, 0x00000002);
  301. apb_write(OMC_APB_BASE_ADDR + 0x410, 0x00101010);//generation/urgent<->oldest request
  302. apb_write(OMC_APB_BASE_ADDR + 0x420, 0x0c181006);
  303. apb_write(OMC_APB_BASE_ADDR + 0x424, 0x20200820);
  304. apb_write(OMC_APB_BASE_ADDR + 0x428, 0x80000020);
  305. apb_write(OMC_APB_BASE_ADDR + 0x0, 0x00000001);//ignore_phy_rresp=0(Ignore dfi_rddata_valid from PHY,Only used in booting period);dram type=LPDDR4
  306. apb_write(OMC_APB_BASE_ADDR + 0x108, 0x00003000);
  307. apb_write(OMC_SECURE_APB_BASE_ADDR + 0x704, 0x00000007);//enable scrambler/axi/apb logic clock gating
  308. apb_write(OMC_APB_BASE_ADDR + 0x330, 0x09313fff);//enable various clock gating
  309. apb_write(OMC_APB_BASE_ADDR + 0x508, 0x00000013);//drive ODT pin for rank0/rank1; ODT pins is always driven by fixed_odt_cs
  310. apb_write(OMC_APB_BASE_ADDR + 0x324, 0x00002000);//disable dynamic DRAM power down/self-refresh;wait until enough auto-refresh is issued.
  311. apb_write(OMC_APB_BASE_ADDR + 0x104, 0x90000000);//Enable auto-refresh;Opportunistic selection of target bank refresh to reduce bank confliction
  312. apb_write(OMC_APB_BASE_ADDR + 0x510, 0x00000100);//Issue {num_phyupd_abr} number of all-bank-refresh commands before ac-knowledging phyupd_req.
  313. apb_write(OMC_APB_BASE_ADDR + 0x514, 0x00000000);//phymstr_ack_disable=0
  314. apb_write(OMC_SECURE_APB_BASE_ADDR + 0x700, 0x00000003);//CR_UPDATE_CTRL
  315. apb_write(OMC_APB_BASE_ADDR + 0x514, 0x00000600);//Wait dfi_phymstr_* handshake after (POWER Gating mode/DFS completed) exited
  316. apb_write(OMC_APB_BASE_ADDR + 0x20, 0x00000001);//DRAM_INIT_DONE
  317. }
  318. //cdns_per_tr_longcnt_set( 16);
  319. // Initialization done