123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722 |
- /* SPDX-License-Identifier: GPL-2.0-or-later */
- /**
- ******************************************************************************
- * @file syscon_sysmain_ctrl_macro.h
- * @author StarFive Technology
- * @version V1.0
- * @date 07/24/2020
- * @brief
- ******************************************************************************
- * @copy
- *
- * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
- * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
- * TIME. AS A RESULT, STARFIVE SHALL NOT BE HELD LIABLE FOR ANY
- * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
- * FROM THE CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
- * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
- *
- * COPYRIGHT 2020 Shanghai StarFive Technology Co., Ltd.
- */
- #ifndef _SYSCON_SYSMAIN_CTRL_MACRO_H_
- #define _SYSCON_SYSMAIN_CTRL_MACRO_H_
- //#define SYSCON_SYSMAIN_CTRL_BASE_ADDR 0x0
- #define syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x0
- #define syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x4
- #define syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x8
- #define syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC
- #define syscon_sysmain_ctrl_register4_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x10
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x14
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x18
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x1C
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x20
- #define syscon_sysmain_ctrl_SCFG_u74_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x24
- #define syscon_sysmain_ctrl_register10_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x28
- #define syscon_sysmain_ctrl_register11_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x2C
- #define syscon_sysmain_ctrl_register12_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x30
- #define syscon_sysmain_ctrl_register13_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x34
- #define syscon_sysmain_ctrl_register14_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x38
- #define syscon_sysmain_ctrl_register15_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x3C
- #define syscon_sysmain_ctrl_register16_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x40
- #define syscon_sysmain_ctrl_register17_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x44
- #define syscon_sysmain_ctrl_register18_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x48
- #define syscon_sysmain_ctrl_register19_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x4C
- #define syscon_sysmain_ctrl_register20_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x50
- #define syscon_sysmain_ctrl_register21_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x54
- #define syscon_sysmain_ctrl_register22_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x58
- #define syscon_sysmain_ctrl_register23_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x5C
- #define syscon_sysmain_ctrl_qspi_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x60
- #define syscon_sysmain_ctrl_intmem_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x64
- #define syscon_sysmain_ctrl_register26_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x68
- #define syscon_sysmain_ctrl_register27_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x6C
- #define syscon_sysmain_ctrl_register28_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x70
- #define syscon_sysmain_ctrl_register29_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x74
- #define syscon_sysmain_ctrl_SCFG_gmac_timestamp0_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x78
- #define syscon_sysmain_ctrl_SCFG_gmac_timestamp1_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x7C
- #define syscon_sysmain_ctrl_register32_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x80
- #define syscon_sysmain_ctrl_register33_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x84
- #define syscon_sysmain_ctrl_register34_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x88
- #define syscon_sysmain_ctrl_register35_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x8C
- #define syscon_sysmain_ctrl_register36_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x90
- #define syscon_sysmain_ctrl_register37_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x94
- #define syscon_sysmain_ctrl_register38_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x98
- #define syscon_sysmain_ctrl_register39_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x9C
- #define syscon_sysmain_ctrl_register40_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xA0
- #define syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xA4
- #define syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xA8
- #define syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xAC
- #define syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xB0
- #define syscon_sysmain_ctrl_register47_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xBC
- #define syscon_sysmain_ctrl_register48_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC0
- #define syscon_sysmain_ctrl_register52_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC4
- #define syscon_sysmain_ctrl_register49_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC8
- #define syscon_sysmain_ctrl_register50_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xCC
- #define syscon_sysmain_ctrl_register51_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xD0
- #define syscon_sysmain_ctrl_register66_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xD8
- #define syscon_sysmain_ctrl_register53_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xDC
- #define syscon_sysmain_ctrl_register54_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xE0
- #define syscon_sysmain_ctrl_register55_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xE4
- #define syscon_sysmain_ctrl_register56_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xE8
- #define syscon_sysmain_ctrl_register57_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xEC
- #define syscon_sysmain_ctrl_register58_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xF0
- #define syscon_sysmain_ctrl_register59_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xF4
- #define syscon_sysmain_ctrl_register60_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xF8
- #define syscon_sysmain_ctrl_register61_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xFC
- #define syscon_sysmain_ctrl_register62_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x100
- #define syscon_sysmain_ctrl_register63_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x104
- #define syscon_sysmain_ctrl_register64_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x108
- #define syscon_sysmain_ctrl_register65_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x10C
- #define syscon_sysmain_ctrl_register68_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x110
- #define syscon_sysmain_ctrl_register67_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x114
- #define syscon_sysmain_ctrl_register69_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x118
- #define syscon_sysmain_ctrl_register70_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x11C
- #define syscon_sysmain_ctrl_register71_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x120
- #define syscon_sysmain_ctrl_register72_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x124
- #define _SET_SYSCON_REG_SCFG_pll0_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_pwrdn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_pwrdn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_intfb(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_intfb(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_bypass(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_bypass(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_clk_refdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<4); \
- _ezchip_macro_read_value_ |= (v&0xF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_clk_refdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_clk_fbkdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<8); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_clk_fbkdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_bw_adj(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<16); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<16; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_bw_adj(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 16; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_clk_outdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<24); \
- _ezchip_macro_read_value_ |= (v&0xF)<<24; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_clk_outdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_pwrdn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_pwrdn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_intfb(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_intfb(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_bypass(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_bypass(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_clk_refdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<4); \
- _ezchip_macro_read_value_ |= (v&0xF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_clk_refdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_clk_fbkdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<8); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_clk_fbkdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_bw_adj(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<16); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<16; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_bw_adj(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 16; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_clk_outdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<24); \
- _ezchip_macro_read_value_ |= (v&0xF)<<24; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_clk_outdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_pwrdn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_pwrdn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_intfb(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_intfb(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_bypass(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_bypass(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_clk_refdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<4); \
- _ezchip_macro_read_value_ |= (v&0xF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_clk_refdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_clk_fbkdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<8); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_clk_fbkdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_bw_adj(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<16); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<16; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_bw_adj(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 16; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_clk_outdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<24); \
- _ezchip_macro_read_value_ |= (v&0xF)<<24; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_clk_outdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_plls_stat_pll0_test(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_test(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_plls_stat_pll1_test(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_test(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_plls_stat_pll2_test(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_test(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_lock(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_ref_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 5; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_fdbk_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 6; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_lock(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_ref_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 9; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_fdbk_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 10; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_lock(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_ref_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 13; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_fdbk_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 14; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_halt_from_tile0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_halt_from_tile1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_debug_ndreset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_debug_dmactive(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect0_low_b32(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect0_low_b32(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect0_hi_b6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (v&0x3F); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect0_hi_b6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect1_low_b32(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect1_low_b32(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect1_hi_b6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (v&0x3F); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect1_hi_b6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_PRID(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7FF); \
- _ezchip_macro_read_value_ |= (v&0x7FF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_PRID(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7ff;\
- }
- #define _GET_SYSCON_REG_register10_e24_halt(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register10_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register10_e24_dbg_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register10_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register10_e24_dbg_active(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register10_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register11_SCFG_nbdla_pwrbus_ram_a_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register11_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register11_SCFG_nbdla_pwrbus_ram_a_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register12_SCFG_nbdla_pwrbus_ram_c_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register12_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register12_SCFG_nbdla_pwrbus_ram_c_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register13_SCFG_nbdla_pwrbus_ram_o_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register13_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register13_SCFG_nbdla_pwrbus_ram_o_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register14_SCFG_nbdla_pwrbus_ram_p_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register14_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register14_SCFG_nbdla_pwrbus_ram_p_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register15_SCFG_nbdla_pwrbus_ram_x_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register15_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register15_SCFG_nbdla_pwrbus_ram_x_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_globclk_ovr_on(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_globclk_ovr_on(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_disable_clock_gating(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_disable_clock_gating(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_direct_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_direct_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_clkgating_en(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_clkgating_en(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register17_SCFG_jpegc_cur_inst_a(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register17_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _GET_SYSCON_REG_register18_SCFG_wave511_vpu_idle(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register18_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register19_SCFG_wave521_vpu_idle(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register19_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register20_u0_syscon_162_SCFG_gc300_csys_req(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register20_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register20_u0_syscon_162_SCFG_gc300_csys_req(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register21_u0_syscon_162_SCFG_gc300_cactive(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register21_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register21_u0_syscon_162_SCFG_gc300_csys_ack(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register21_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register22_u0_syscon_162_SCFG_gc300_debug_out(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register22_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register23_SCFG_cmsensor_rst0(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register23_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register23_SCFG_cmsensor_rst0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register23_SCFG_cmsensor_rst1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register23_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register23_SCFG_cmsensor_rst1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_qspi_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_qspi_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_qspi_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_qspi_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_qspi_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_intmem_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_intmem_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_intmem_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_intmem_SCFG_sram_config_rom(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<8); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_intmem_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_intmem_SCFG_sram_config_rom(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register26_SCFG_dma1p2p_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register26_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register26_SCFG_dma1p2p_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register27_SCFG_dmaezMst_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register27_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register27_SCFG_dmaezMst_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register28_SCFG_gmac_phy_intf_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (v&0x7); \
- MA_OUTW(syscon_sysmain_ctrl_register28_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register28_SCFG_gmac_phy_intf_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _SET_SYSCON_REG_register28_gmac_SCFG_sram_cfg(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<4); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_register28_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register28_gmac_SCFG_sram_cfg(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _GET_SYSCON_REG_register29_gmac_speed(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register29_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _GET_SYSCON_REG_register29_gmac_ptp_pps(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register29_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register29_gmac_tx_ckg_ctrl(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register29_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_gmac_timestamp0_ptp(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_gmac_timestamp0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _GET_SYSCON_REG_SCFG_gmac_timestamp1_ptp(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_gmac_timestamp1_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register32_SCFG_gmac_phy_rstn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register32_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register32_SCFG_gmac_phy_rstn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register33_SCFG_sdio0_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_SCFG_sdio0_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register33_SCFG_sdio0_m_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_SCFG_sdio0_m_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register33_sdio0_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<2); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_sdio0_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register34_SCFG_sdio1_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_SCFG_sdio1_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register34_SCFG_sdio1_m_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_SCFG_sdio1_m_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register34_sdio1_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<2); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_sdio1_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register35_SCFG_spi2ahb_mode(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3); \
- _ezchip_macro_read_value_ |= (v&0x3); \
- MA_OUTW(syscon_sysmain_ctrl_register35_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register35_SCFG_spi2ahb_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _GET_SYSCON_REG_register36_spi2ahb_sleep(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register36_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register37_ezmst_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register37_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register37_ezmst_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register38_sec_SCFG_sram_cfg(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register38_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register38_sec_SCFG_sram_cfg(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register39_uart0_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register39_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register39_uart0_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register39_uart1_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<8); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register39_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register39_uart1_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _GET_SYSCON_REG_register40_trng_secure_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register40_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register40_trng_nonce_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register40_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_intC1_7to0_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC1_7to0_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_SCFG_intC0_src15to8_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC0_src15to8_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_SCFG_intC0_src23to16_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC0_src23to16_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_SCFG_intC0_src31to24_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC0_src31to24_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register47_e24_reset_vector(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register47_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register47_e24_reset_vector(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register48_SCFG_qspi_sclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register48_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register48_SCFG_qspi_sclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register52_SCFG_gmac_rxclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register52_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register52_SCFG_gmac_rxclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register49_SCFG_gmac_gtxclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register49_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register49_SCFG_gmac_gtxclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register50_SCFG_sdio0_cclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register50_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register50_SCFG_sdio0_cclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register51_SCFG_sdio1_cclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register51_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register51_SCFG_sdio1_cclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register68_SCFG_disable_u74_memaxi_remap(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register68_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register68_SCFG_disable_u74_memaxi_remap(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register69_core1_en(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register69_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register69_core1_en(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register70_SCFG_boot_mode(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register70_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register70_SCFG_boot_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register70_SCFG_u74_IOPAD_bootmode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register70_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register71_SCFG_u74_reset_vector(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register71_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register71_SCFG_u74_reset_vector(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _GET_SYSCON_REG_register72_u74_boot_device_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register72_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #endif //_SYSCON_SYSMAIN_CTRL_MACRO_H_
|