12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721 |
- /**
- ******************************************************************************
- * @file syscon_sysmain_ctrl_macro.h
- * @author StarFive Technology
- * @version V1.0
- * @date 07/24/2020
- * @brief
- ******************************************************************************
- * @copy
- *
- * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
- * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
- * TIME. AS A RESULT, STARFIVE SHALL NOT BE HELD LIABLE FOR ANY
- * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
- * FROM THE CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
- * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
- *
- * COPYRIGHT 2020 Shanghai StarFive Technology Co., Ltd.
- */
- #ifndef _SYSCON_SYSMAIN_CTRL_MACRO_H_
- #define _SYSCON_SYSMAIN_CTRL_MACRO_H_
- //#define SYSCON_SYSMAIN_CTRL_BASE_ADDR 0x0
- #define syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x0
- #define syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x4
- #define syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x8
- #define syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC
- #define syscon_sysmain_ctrl_register4_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x10
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x14
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x18
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x1C
- #define syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x20
- #define syscon_sysmain_ctrl_SCFG_u74_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x24
- #define syscon_sysmain_ctrl_register10_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x28
- #define syscon_sysmain_ctrl_register11_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x2C
- #define syscon_sysmain_ctrl_register12_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x30
- #define syscon_sysmain_ctrl_register13_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x34
- #define syscon_sysmain_ctrl_register14_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x38
- #define syscon_sysmain_ctrl_register15_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x3C
- #define syscon_sysmain_ctrl_register16_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x40
- #define syscon_sysmain_ctrl_register17_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x44
- #define syscon_sysmain_ctrl_register18_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x48
- #define syscon_sysmain_ctrl_register19_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x4C
- #define syscon_sysmain_ctrl_register20_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x50
- #define syscon_sysmain_ctrl_register21_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x54
- #define syscon_sysmain_ctrl_register22_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x58
- #define syscon_sysmain_ctrl_register23_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x5C
- #define syscon_sysmain_ctrl_qspi_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x60
- #define syscon_sysmain_ctrl_intmem_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x64
- #define syscon_sysmain_ctrl_register26_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x68
- #define syscon_sysmain_ctrl_register27_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x6C
- #define syscon_sysmain_ctrl_register28_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x70
- #define syscon_sysmain_ctrl_register29_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x74
- #define syscon_sysmain_ctrl_SCFG_gmac_timestamp0_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x78
- #define syscon_sysmain_ctrl_SCFG_gmac_timestamp1_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x7C
- #define syscon_sysmain_ctrl_register32_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x80
- #define syscon_sysmain_ctrl_register33_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x84
- #define syscon_sysmain_ctrl_register34_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x88
- #define syscon_sysmain_ctrl_register35_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x8C
- #define syscon_sysmain_ctrl_register36_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x90
- #define syscon_sysmain_ctrl_register37_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x94
- #define syscon_sysmain_ctrl_register38_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x98
- #define syscon_sysmain_ctrl_register39_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x9C
- #define syscon_sysmain_ctrl_register40_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xA0
- #define syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xA4
- #define syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xA8
- #define syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xAC
- #define syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xB0
- #define syscon_sysmain_ctrl_register47_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xBC
- #define syscon_sysmain_ctrl_register48_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC0
- #define syscon_sysmain_ctrl_register52_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC4
- #define syscon_sysmain_ctrl_register49_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xC8
- #define syscon_sysmain_ctrl_register50_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xCC
- #define syscon_sysmain_ctrl_register51_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xD0
- #define syscon_sysmain_ctrl_register66_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xD8
- #define syscon_sysmain_ctrl_register53_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xDC
- #define syscon_sysmain_ctrl_register54_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xE0
- #define syscon_sysmain_ctrl_register55_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xE4
- #define syscon_sysmain_ctrl_register56_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xE8
- #define syscon_sysmain_ctrl_register57_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xEC
- #define syscon_sysmain_ctrl_register58_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xF0
- #define syscon_sysmain_ctrl_register59_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xF4
- #define syscon_sysmain_ctrl_register60_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xF8
- #define syscon_sysmain_ctrl_register61_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0xFC
- #define syscon_sysmain_ctrl_register62_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x100
- #define syscon_sysmain_ctrl_register63_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x104
- #define syscon_sysmain_ctrl_register64_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x108
- #define syscon_sysmain_ctrl_register65_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x10C
- #define syscon_sysmain_ctrl_register68_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x110
- #define syscon_sysmain_ctrl_register67_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x114
- #define syscon_sysmain_ctrl_register69_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x118
- #define syscon_sysmain_ctrl_register70_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x11C
- #define syscon_sysmain_ctrl_register71_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x120
- #define syscon_sysmain_ctrl_register72_REG_ADDR SYSCON_SYSMAIN_CTRL_BASE_ADDR + 0x124
- #define _SET_SYSCON_REG_SCFG_pll0_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_pwrdn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_pwrdn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_intfb(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_intfb(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_bypass(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_bypass(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_clk_refdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<4); \
- _ezchip_macro_read_value_ |= (v&0xF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_clk_refdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_clk_fbkdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<8); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_clk_fbkdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_bw_adj(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<16); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<16; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_bw_adj(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 16; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll0_clk_outdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<24); \
- _ezchip_macro_read_value_ |= (v&0xF)<<24; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll0_clk_outdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll0_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_pwrdn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_pwrdn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_intfb(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_intfb(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_bypass(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_bypass(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_clk_refdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<4); \
- _ezchip_macro_read_value_ |= (v&0xF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_clk_refdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_clk_fbkdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<8); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_clk_fbkdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_bw_adj(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<16); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<16; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_bw_adj(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 16; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll1_clk_outdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<24); \
- _ezchip_macro_read_value_ |= (v&0xF)<<24; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll1_clk_outdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll1_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_pwrdn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_pwrdn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_intfb(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_intfb(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_bypass(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_bypass(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_clk_refdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<4); \
- _ezchip_macro_read_value_ |= (v&0xF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_clk_refdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_clk_fbkdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<8); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_clk_fbkdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_bw_adj(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F<<16); \
- _ezchip_macro_read_value_ |= (v&0x3F)<<16; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_bw_adj(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 16; \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_pll2_clk_outdiv(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<24); \
- _ezchip_macro_read_value_ |= (v&0xF)<<24; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_pll2_clk_outdiv(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_pll2_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_SCFG_plls_stat_pll0_test(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_test(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_plls_stat_pll1_test(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_test(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_plls_stat_pll2_test(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_test(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_lock(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_ref_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 5; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll0_fdbk_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 6; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_lock(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_ref_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 9; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll1_fdbk_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 10; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_lock(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_ref_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 13; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_plls_stat_pll2_fdbk_slip(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_plls_stat_REG_ADDR) >> 14; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_halt_from_tile0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_halt_from_tile1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_debug_ndreset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register4_SCFG_u74_debug_dmactive(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register4_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect0_low_b32(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect0_low_b32(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect0_hi_b6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (v&0x3F); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect0_hi_b6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect0_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect1_low_b32(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect1_low_b32(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_low_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_boot_vect1_hi_b6(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (v&0x3F); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_boot_vect1_hi_b6(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_boot_vect1_hi_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _SET_SYSCON_REG_SCFG_u74_PRID(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7FF); \
- _ezchip_macro_read_value_ |= (v&0x7FF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_u74_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_u74_PRID(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_u74_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7ff;\
- }
- #define _GET_SYSCON_REG_register10_e24_halt(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register10_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register10_e24_dbg_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register10_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register10_e24_dbg_active(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register10_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register11_SCFG_nbdla_pwrbus_ram_a_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register11_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register11_SCFG_nbdla_pwrbus_ram_a_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register11_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register12_SCFG_nbdla_pwrbus_ram_c_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register12_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register12_SCFG_nbdla_pwrbus_ram_c_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register12_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register13_SCFG_nbdla_pwrbus_ram_o_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register13_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register13_SCFG_nbdla_pwrbus_ram_o_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register13_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register14_SCFG_nbdla_pwrbus_ram_p_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register14_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register14_SCFG_nbdla_pwrbus_ram_p_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register14_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register15_SCFG_nbdla_pwrbus_ram_x_pd(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register15_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register15_SCFG_nbdla_pwrbus_ram_x_pd(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register15_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_globclk_ovr_on(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_globclk_ovr_on(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_disable_clock_gating(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_disable_clock_gating(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_direct_reset(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<2); \
- _ezchip_macro_read_value_ |= (v&0x1)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_direct_reset(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register16_SCFG_nbdla_clkgating_en(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<3); \
- _ezchip_macro_read_value_ |= (v&0x1)<<3; \
- MA_OUTW(syscon_sysmain_ctrl_register16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register16_SCFG_nbdla_clkgating_en(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register16_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register17_SCFG_jpegc_cur_inst_a(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register17_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _GET_SYSCON_REG_register18_SCFG_wave511_vpu_idle(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register18_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register19_SCFG_wave521_vpu_idle(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register19_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register20_u0_syscon_162_SCFG_gc300_csys_req(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register20_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register20_u0_syscon_162_SCFG_gc300_csys_req(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register20_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register21_u0_syscon_162_SCFG_gc300_cactive(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register21_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register21_u0_syscon_162_SCFG_gc300_csys_ack(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register21_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register22_u0_syscon_162_SCFG_gc300_debug_out(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register22_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register23_SCFG_cmsensor_rst0(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register23_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register23_SCFG_cmsensor_rst0(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register23_SCFG_cmsensor_rst1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register23_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register23_SCFG_cmsensor_rst1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register23_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_qspi_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_qspi_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_qspi_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_qspi_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_qspi_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_intmem_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_intmem_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_intmem_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_intmem_SCFG_sram_config_rom(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<8); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_intmem_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_intmem_SCFG_sram_config_rom(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_intmem_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register26_SCFG_dma1p2p_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register26_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register26_SCFG_dma1p2p_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register26_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register27_SCFG_dmaezMst_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register27_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register27_SCFG_dmaezMst_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register27_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register28_SCFG_gmac_phy_intf_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (v&0x7); \
- MA_OUTW(syscon_sysmain_ctrl_register28_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register28_SCFG_gmac_phy_intf_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _SET_SYSCON_REG_register28_gmac_SCFG_sram_cfg(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<4); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<4; \
- MA_OUTW(syscon_sysmain_ctrl_register28_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register28_gmac_SCFG_sram_cfg(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register28_REG_ADDR) >> 4; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _GET_SYSCON_REG_register29_gmac_speed(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register29_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _GET_SYSCON_REG_register29_gmac_ptp_pps(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register29_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register29_gmac_tx_ckg_ctrl(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register29_REG_ADDR) >> 3; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_SCFG_gmac_timestamp0_ptp(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_gmac_timestamp0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _GET_SYSCON_REG_SCFG_gmac_timestamp1_ptp(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_gmac_timestamp1_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register32_SCFG_gmac_phy_rstn(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register32_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register32_SCFG_gmac_phy_rstn(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register32_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register33_SCFG_sdio0_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_SCFG_sdio0_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register33_SCFG_sdio0_m_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_SCFG_sdio0_m_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register33_sdio0_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<2); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_register33_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register33_sdio0_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register33_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register34_SCFG_sdio1_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_SCFG_sdio1_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register34_SCFG_sdio1_m_hbig_endian(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<1); \
- _ezchip_macro_read_value_ |= (v&0x1)<<1; \
- MA_OUTW(syscon_sysmain_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_SCFG_sdio1_m_hbig_endian(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register34_sdio1_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<2); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<2; \
- MA_OUTW(syscon_sysmain_ctrl_register34_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register34_sdio1_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register34_REG_ADDR) >> 2; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register35_SCFG_spi2ahb_mode(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3); \
- _ezchip_macro_read_value_ |= (v&0x3); \
- MA_OUTW(syscon_sysmain_ctrl_register35_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register35_SCFG_spi2ahb_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register35_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _GET_SYSCON_REG_register36_spi2ahb_sleep(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register36_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register37_ezmst_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register37_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register37_ezmst_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register37_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register38_sec_SCFG_sram_cfg(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register38_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register38_sec_SCFG_sram_cfg(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register38_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register39_uart0_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register39_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register39_uart0_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register39_uart1_SCFG_sram_config(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF<<8); \
- _ezchip_macro_read_value_ |= (v&0xFF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register39_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register39_uart1_SCFG_sram_config(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register39_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _GET_SYSCON_REG_register40_trng_secure_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register40_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register40_trng_nonce_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register40_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_SCFG_intC1_7to0_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC1_7to0_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC1_7to0_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_SCFG_intC0_src15to8_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC0_src15to8_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src15to8_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_SCFG_intC0_src23to16_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC0_src23to16_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src23to16_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_SCFG_intC0_src31to24_int_src1(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_SCFG_intC0_src31to24_int_src1(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_SCFG_intC0_src31to24_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register47_e24_reset_vector(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register47_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register47_e24_reset_vector(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register47_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register48_SCFG_qspi_sclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register48_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register48_SCFG_qspi_sclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register48_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register52_SCFG_gmac_rxclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register52_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register52_SCFG_gmac_rxclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register52_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register49_SCFG_gmac_gtxclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register49_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register49_SCFG_gmac_gtxclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register49_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register50_SCFG_sdio0_cclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register50_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register50_SCFG_sdio0_cclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register50_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register51_SCFG_sdio1_cclk_dlychain_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register51_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register51_SCFG_sdio1_cclk_dlychain_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register51_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register66_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register66_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register66_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register66_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register53_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register53_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register53_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register53_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register54_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register54_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register54_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register54_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register55_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register55_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register55_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register55_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register56_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register56_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register56_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register56_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register57_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register57_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register57_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register57_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register58_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register58_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register58_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register58_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register59_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register59_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register59_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register59_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register60_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register60_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register60_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register60_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register61_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register61_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register61_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register61_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register62_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register62_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register62_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register62_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register63_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register63_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register63_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register63_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register64_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register64_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register64_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register64_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register65_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register65_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register65_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register65_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register68_SCFG_disable_u74_memaxi_remap(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register68_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register68_SCFG_disable_u74_memaxi_remap(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register68_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_axi_cache_sel(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (v&0xFF); \
- MA_OUTW(syscon_sysmain_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_axi_cache_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_default_arcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<8); \
- _ezchip_macro_read_value_ |= (v&0xF)<<8; \
- MA_OUTW(syscon_sysmain_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_default_arcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR) >> 8; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register67_SCFG_default_awcache(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF<<12); \
- _ezchip_macro_read_value_ |= (v&0xF)<<12; \
- MA_OUTW(syscon_sysmain_ctrl_register67_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register67_SCFG_default_awcache(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register67_REG_ADDR) >> 12; \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _SET_SYSCON_REG_register69_core1_en(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register69_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register69_core1_en(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register69_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register70_SCFG_boot_mode(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1); \
- _ezchip_macro_read_value_ |= (v&0x1); \
- MA_OUTW(syscon_sysmain_ctrl_register70_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register70_SCFG_boot_mode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register70_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _GET_SYSCON_REG_register70_SCFG_u74_IOPAD_bootmode(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register70_REG_ADDR) >> 1; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SET_SYSCON_REG_register71_SCFG_u74_reset_vector(v) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFFFFFFFF); \
- _ezchip_macro_read_value_ |= (v&0xFFFFFFFF); \
- MA_OUTW(syscon_sysmain_ctrl_register71_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_SYSCON_REG_register71_SCFG_u74_reset_vector(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register71_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xFFFFFFFF;\
- }
- #define _GET_SYSCON_REG_register72_u74_boot_device_sel(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(syscon_sysmain_ctrl_register72_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #endif //_SYSCON_SYSMAIN_CTRL_MACRO_H_
|