1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417 |
- /**
- ******************************************************************************
- * @file clkgen_ctrl_macro.h
- * @author StarFive Technology
- * @version V1.0
- * @date 07/20/2020
- * @brief
- ******************************************************************************
- * @copy
- *
- * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
- * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
- * TIME. AS A RESULT, STARFIVE SHALL NOT BE HELD LIABLE FOR ANY
- * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
- * FROM THE CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
- * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
- *
- * COPYRIGHT 2020 Shanghai StarFive Technology Co., Ltd.
- */
- #ifndef _CLKGEN_MACRO_H_
- #define _CLKGEN_MACRO_H_
- //#define CLKGEN_BASE_ADDR 0x0
- #define clk_cpundbus_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x0
- #define clk_dla_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x4
- #define clk_dsp_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x8
- #define clk_gmacusb_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xC
- #define clk_perh0_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x10
- #define clk_perh1_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x14
- #define clk_vin_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x18
- #define clk_vout_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1C
- #define clk_audio_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x20
- #define clk_cdechifi4_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x24
- #define clk_cdec_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x28
- #define clk_voutbus_root_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2C
- #define clk_cpunbus_root_div_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x30
- #define clk_dsp_root_div_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x34
- #define clk_perh0_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x38
- #define clk_perh1_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x3C
- #define clk_pll0_testout_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x40
- #define clk_pll1_testout_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x44
- #define clk_pll2_testout_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x48
- #define clk_pll2_refclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x4C
- #define clk_cpu_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x50
- #define clk_cpu_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x54
- #define clk_ahb_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x58
- #define clk_apb1_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x5C
- #define clk_apb2_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x60
- #define clk_dom3ahb_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x64
- #define clk_dom7ahb_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x68
- #define clk_u74_core0_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x6C
- #define clk_u74_core1_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x70
- #define clk_u74_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x74
- #define clk_u74rtc_toggle_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x78
- #define clk_sgdma2p_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x7C
- #define clk_dma2pnoc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x80
- #define clk_sgdma2p_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x84
- #define clk_dla_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x88
- #define clk_dla_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x8C
- #define clk_dlanoc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x90
- #define clk_dla_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x94
- #define clk_vp6_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x98
- #define clk_vp6bus_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x9C
- #define clk_vp6_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xA0
- #define clk_vcdecbus_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xA4
- #define clk_vdec_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xA8
- #define clk_vdec_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xAC
- #define clk_vdecbrg_mainclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xB0
- #define clk_vdec_bclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xB4
- #define clk_vdec_cclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xB8
- #define clk_vdec_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xBC
- #define clk_jpeg_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xC0
- #define clk_jpeg_cclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xC4
- #define clk_jpeg_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xC8
- #define clk_gc300_2x_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xCC
- #define clk_gc300_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xD0
- #define clk_jpcgc300_axibus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xD4
- #define clk_gc300_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xD8
- #define clk_jpcgc300_mainclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xDC
- #define clk_venc_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xE0
- #define clk_venc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xE4
- #define clk_vencbrg_mainclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xE8
- #define clk_venc_bclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xEC
- #define clk_venc_cclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xF0
- #define clk_venc_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xF4
- #define clk_ddrpll_div2_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xF8
- #define clk_ddrpll_div4_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0xFC
- #define clk_ddrpll_div8_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x100
- #define clk_ddrosc_div2_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x104
- #define clk_ddrc0_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x108
- #define clk_ddrc1_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x10C
- #define clk_ddrphy_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x110
- #define clk_noc_rob_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x114
- #define clk_noc_cog_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x118
- #define clk_nne_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x11C
- #define clk_nnebus_src1_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x120
- #define clk_nne_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x124
- #define clk_nne_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x128
- #define clk_nnenoc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x12C
- #define clk_dlaslv_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x130
- #define clk_dspx2c_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x134
- #define clk_hifi4_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x138
- #define clk_hifi4_corefree_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x13C
- #define clk_hifi4_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x140
- #define clk_hifi4_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x144
- #define clk_hifi4_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x148
- #define clk_hifi4noc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x14C
- #define clk_sgdma1p_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x150
- #define clk_sgdma1p_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x154
- #define clk_dma1p_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x158
- #define clk_x2c_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x15C
- #define clk_usb_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x160
- #define clk_usb_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x164
- #define clk_usbnoc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x168
- #define clk_usbphy_rootdiv_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x16C
- #define clk_usbphy_125m_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x170
- #define clk_usbphy_plldiv25m_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x174
- #define clk_usbphy_25m_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x178
- #define clk_audio_div_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x17C
- #define clk_audio_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x180
- #define clk_audio_12288_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x184
- #define clk_vin_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x188
- #define clk_isp0_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x18C
- #define clk_isp0_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x190
- #define clk_isp0noc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x194
- #define clk_ispslv_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x198
- #define clk_isp1_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x19C
- #define clk_isp1_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1A0
- #define clk_isp1noc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1A4
- #define clk_vin_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1A8
- #define clk_vin_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1AC
- #define clk_vinnoc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1B0
- #define clk_vout_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1B4
- #define clk_dispbus_src_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1B8
- #define clk_disp_bus_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1BC
- #define clk_disp_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1C0
- #define clk_dispnoc_axi_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1C4
- #define clk_sdio0_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1C8
- #define clk_sdio0_cclkint_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1CC
- #define clk_sdio0_cclkint_inv_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1D0
- #define clk_sdio1_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1D4
- #define clk_sdio1_cclkint_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1D8
- #define clk_sdio1_cclkint_inv_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1DC
- #define clk_gmac_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1E0
- #define clk_gmac_root_div_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1E4
- #define clk_gmac_ptp_refclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1E8
- #define clk_gmac_gtxclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1EC
- #define clk_gmac_rmii_txclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1F0
- #define clk_gmac_rmii_rxclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1F4
- #define clk_gmac_tx_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1F8
- #define clk_gmac_tx_inv_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x1FC
- #define clk_gmac_rx_pre_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x200
- #define clk_gmac_rx_inv_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x204
- #define clk_gmac_rmii_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x208
- #define clk_gmac_tophyref_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x20C
- #define clk_spi2ahb_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x210
- #define clk_spi2ahb_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x214
- #define clk_ezmaster_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x218
- #define clk_e24_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x21C
- #define clk_e24rtc_toggle_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x220
- #define clk_qspi_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x224
- #define clk_qspi_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x228
- #define clk_qspi_refclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x22C
- #define clk_sec_ahb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x230
- #define clk_aes_clk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x234
- #define clk_sha_clk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x238
- #define clk_pka_clk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x23C
- #define clk_trng_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x240
- #define clk_otp_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x244
- #define clk_uart0_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x248
- #define clk_uart0_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x24C
- #define clk_uart1_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x250
- #define clk_uart1_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x254
- #define clk_spi0_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x258
- #define clk_spi0_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x25C
- #define clk_spi1_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x260
- #define clk_spi1_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x264
- #define clk_i2c0_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x268
- #define clk_i2c0_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x26C
- #define clk_i2c1_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x270
- #define clk_i2c1_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x274
- #define clk_gpio_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x278
- #define clk_uart2_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x27C
- #define clk_uart2_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x280
- #define clk_uart3_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x284
- #define clk_uart3_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x288
- #define clk_spi2_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x28C
- #define clk_spi2_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x290
- #define clk_spi3_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x294
- #define clk_spi3_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x298
- #define clk_i2c2_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x29C
- #define clk_i2c2_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2A0
- #define clk_i2c3_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2A4
- #define clk_i2c3_core_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2A8
- #define clk_wdtimer_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2AC
- #define clk_wdt_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2B0
- #define clk_timer0_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2B4
- #define clk_timer1_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2B8
- #define clk_timer2_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2BC
- #define clk_timer3_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2C0
- #define clk_timer4_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2C4
- #define clk_timer5_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2C8
- #define clk_timer6_coreclk_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2CC
- #define clk_vp6intc_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2D0
- #define clk_pwm_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2D4
- #define clk_msi_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2D8
- #define clk_temp_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2DC
- #define clk_temp_sense_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2E0
- #define clk_syserr_apb_ctrl_REG_ADDR CLKGEN_BASE_ADDR + 0x2E4
- #define _ENABLE_CLOCK_clk_cpundbus_root_ {}
- #define _SWITCH_CLOCK_clk_cpundbus_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cpundbus_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_cpundbus_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_cpundbus_root_SOURCE_clk_pll0_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cpundbus_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_cpundbus_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_cpundbus_root_SOURCE_clk_pll1_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cpundbus_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_cpundbus_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_cpundbus_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cpundbus_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x3&0x3)<<24; \
- MA_OUTW(clk_cpundbus_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_cpundbus_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_cpundbus_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_dla_root_ {}
- #define _SWITCH_CLOCK_clk_dla_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_dla_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_dla_root_SOURCE_clk_pll1_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_dla_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_dla_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_dla_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_dla_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dla_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_dsp_root_ {}
- #define _SWITCH_CLOCK_clk_dsp_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dsp_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_dsp_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_dsp_root_SOURCE_clk_pll0_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dsp_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_dsp_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_dsp_root_SOURCE_clk_pll1_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dsp_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_dsp_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_dsp_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dsp_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x3&0x3)<<24; \
- MA_OUTW(clk_dsp_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_dsp_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dsp_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_gmacusb_root_ {}
- #define _SWITCH_CLOCK_clk_gmacusb_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmacusb_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_gmacusb_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_gmacusb_root_SOURCE_clk_pll0_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmacusb_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_gmacusb_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_gmacusb_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmacusb_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_gmacusb_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_gmacusb_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmacusb_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_perh0_root_ {}
- #define _SWITCH_CLOCK_clk_perh0_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_perh0_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
- MA_OUTW(clk_perh0_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_perh0_root_SOURCE_clk_pll0_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_perh0_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
- MA_OUTW(clk_perh0_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_perh0_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_perh0_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_perh1_root_ {}
- #define _SWITCH_CLOCK_clk_perh1_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_perh1_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
- MA_OUTW(clk_perh1_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_perh1_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_perh1_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
- MA_OUTW(clk_perh1_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_perh1_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_perh1_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vin_root_ {}
- #define _SWITCH_CLOCK_clk_vin_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_vin_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_vin_root_SOURCE_clk_pll1_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_vin_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_vin_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_vin_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_vin_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vin_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_vout_root_ {}
- #define _SWITCH_CLOCK_clk_vout_root_SOURCE_clk_osc_aud_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vout_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_vout_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_vout_root_SOURCE_clk_pll0_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vout_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_vout_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_vout_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vout_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_vout_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_vout_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vout_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_audio_root_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_audio_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_audio_root_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_audio_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_audio_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_audio_root_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_audio_root_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_audio_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_audio_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_audio_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_cdechifi4_root_ {}
- #define _SWITCH_CLOCK_clk_cdechifi4_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cdechifi4_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_cdechifi4_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_cdechifi4_root_SOURCE_clk_pll1_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cdechifi4_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_cdechifi4_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_cdechifi4_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cdechifi4_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_cdechifi4_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_cdechifi4_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_cdechifi4_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_cdec_root_ {}
- #define _SWITCH_CLOCK_clk_cdec_root_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cdec_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_cdec_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_cdec_root_SOURCE_clk_pll0_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cdec_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_cdec_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_cdec_root_SOURCE_clk_pll1_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cdec_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_cdec_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_cdec_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_cdec_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_voutbus_root_ {}
- #define _SWITCH_CLOCK_clk_voutbus_root_SOURCE_clk_osc_aud_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_voutbus_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_voutbus_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_voutbus_root_SOURCE_clk_pll0_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_voutbus_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_voutbus_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_voutbus_root_SOURCE_clk_pll2_out_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_voutbus_root_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_voutbus_root_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_voutbus_root_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_voutbus_root_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_cpunbus_root_div_ {}
- #define _DIVIDE_CLOCK_clk_cpunbus_root_div_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cpunbus_root_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3); \
- _ezchip_macro_read_value_ |= (div&0x3); \
- MA_OUTW(clk_cpunbus_root_div_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_cpunbus_root_div_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_cpunbus_root_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_dsp_root_div_ {}
- #define _DIVIDE_CLOCK_clk_dsp_root_div_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dsp_root_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_dsp_root_div_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_dsp_root_div_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dsp_root_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_perh0_src_ {}
- #define _DIVIDE_CLOCK_clk_perh0_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_perh0_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_perh0_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_perh0_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_perh0_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_perh1_src_ {}
- #define _DIVIDE_CLOCK_clk_perh1_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_perh1_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_perh1_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_perh1_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_perh1_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_pll0_testout_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll0_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_pll0_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_pll0_testout_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll0_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_pll0_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_pll0_testout_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pll0_testout_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_pll0_testout_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll0_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_pll0_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_pll0_testout_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pll0_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_pll1_testout_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll1_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_pll1_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_pll1_testout_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll1_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_pll1_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_pll1_testout_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pll1_testout_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_pll1_testout_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll1_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_pll1_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_pll1_testout_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pll1_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_pll2_testout_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll2_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_pll2_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_pll2_testout_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll2_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_pll2_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_pll2_testout_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pll2_testout_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_pll2_testout_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll2_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_pll2_testout_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_pll2_testout_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pll2_testout_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_pll2_refclk_ {}
- #define _SWITCH_CLOCK_clk_pll2_refclk_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll2_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
- MA_OUTW(clk_pll2_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_pll2_refclk_SOURCE_clk_osc_aud_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pll2_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
- MA_OUTW(clk_pll2_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_pll2_refclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pll2_refclk_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_cpu_core_ {}
- #define _DIVIDE_CLOCK_clk_cpu_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cpu_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_cpu_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_cpu_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_cpu_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_cpu_axi_ {}
- #define _DIVIDE_CLOCK_clk_cpu_axi_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_cpu_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_cpu_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_cpu_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_cpu_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_ahb_bus_ {}
- #define _DIVIDE_CLOCK_clk_ahb_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ahb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_ahb_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_ahb_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ahb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_apb1_bus_ {}
- #define _DIVIDE_CLOCK_clk_apb1_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_apb1_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_apb1_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_apb1_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_apb1_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_apb2_bus_ {}
- #define _DIVIDE_CLOCK_clk_apb2_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_apb2_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_apb2_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_apb2_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_apb2_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_dom3ahb_bus_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dom3ahb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dom3ahb_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dom3ahb_bus_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dom3ahb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dom3ahb_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dom3ahb_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dom3ahb_bus_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dom7ahb_bus_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dom7ahb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dom7ahb_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dom7ahb_bus_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dom7ahb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dom7ahb_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dom7ahb_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dom7ahb_bus_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_u74_core0_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74_core0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_u74_core0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_u74_core0_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74_core0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_u74_core0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_u74_core0_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_u74_core0_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_u74_core1_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74_core1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_u74_core1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_u74_core1_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74_core1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_u74_core1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_u74_core1_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_u74_core1_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_u74_core1_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74_core1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_u74_core1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_u74_core1_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_u74_core1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_u74_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_u74_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_u74_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_u74_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_u74_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_u74_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_u74rtc_toggle_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74rtc_toggle_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_u74rtc_toggle_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_u74rtc_toggle_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_u74rtc_toggle_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_u74rtc_toggle_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_u74rtc_toggle_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_u74rtc_toggle_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sgdma2p_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sgdma2p_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sgdma2p_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sgdma2p_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sgdma2p_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sgdma2p_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sgdma2p_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sgdma2p_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dma2pnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dma2pnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dma2pnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dma2pnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dma2pnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dma2pnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dma2pnoc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dma2pnoc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sgdma2p_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sgdma2p_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sgdma2p_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sgdma2p_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sgdma2p_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sgdma2p_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sgdma2p_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sgdma2p_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dla_bus_ {}
- #define _DIVIDE_CLOCK_clk_dla_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_dla_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_dla_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dla_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_dla_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dla_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dla_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dla_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dla_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dla_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dlanoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dlanoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dlanoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dlanoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dlanoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dlanoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dlanoc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dlanoc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dla_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dla_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dla_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dla_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dla_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dla_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dla_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vp6_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vp6_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vp6_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vp6_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vp6_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vp6_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_vp6_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_vp6_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vp6_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vp6_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_vp6bus_src_ {}
- #define _DIVIDE_CLOCK_clk_vp6bus_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6bus_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_vp6bus_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vp6bus_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vp6bus_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_vp6_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vp6_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vp6_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vp6_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vp6_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vp6_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_vp6_axi_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_vp6_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vp6_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vp6_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_vcdecbus_src_ {}
- #define _DIVIDE_CLOCK_clk_vcdecbus_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vcdecbus_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_vcdecbus_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vcdecbus_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vcdecbus_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_vdec_bus_ {}
- #define _DIVIDE_CLOCK_clk_vdec_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_vdec_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vdec_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdec_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_vdec_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vdec_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vdec_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vdec_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vdec_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdec_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vdecbrg_mainclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdecbrg_mainclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vdecbrg_mainclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vdecbrg_mainclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdecbrg_mainclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vdecbrg_mainclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vdecbrg_mainclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdecbrg_mainclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vdec_bclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vdec_bclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vdec_bclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vdec_bclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vdec_bclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdec_bclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_vdec_bclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_vdec_bclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vdec_bclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdec_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_vdec_cclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vdec_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vdec_cclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vdec_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vdec_cclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdec_cclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_vdec_cclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_vdec_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vdec_cclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdec_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_vdec_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vdec_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vdec_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vdec_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vdec_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vdec_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vdec_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_jpeg_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_jpeg_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_jpeg_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_jpeg_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_jpeg_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_jpeg_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_jpeg_axi_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_jpeg_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_jpeg_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_jpeg_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_jpeg_cclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_jpeg_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_jpeg_cclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_jpeg_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_jpeg_cclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_jpeg_cclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_jpeg_cclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_jpeg_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_jpeg_cclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_jpeg_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_jpeg_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_jpeg_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_jpeg_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpeg_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_jpeg_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_jpeg_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_jpeg_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_gc300_2x_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gc300_2x_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gc300_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gc300_2x_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gc300_2x_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gc300_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gc300_2x_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gc300_2x_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_gc300_2x_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gc300_2x_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_gc300_2x_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_gc300_2x_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gc300_2x_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_gc300_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gc300_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gc300_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gc300_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gc300_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gc300_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gc300_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gc300_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_jpcgc300_axibus_ {}
- #define _DIVIDE_CLOCK_clk_jpcgc300_axibus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpcgc300_axibus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_jpcgc300_axibus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_jpcgc300_axibus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_jpcgc300_axibus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_gc300_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gc300_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gc300_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gc300_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gc300_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gc300_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gc300_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gc300_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_jpcgc300_mainclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpcgc300_mainclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_jpcgc300_mainclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_jpcgc300_mainclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_jpcgc300_mainclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_jpcgc300_mainclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_jpcgc300_mainclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_jpcgc300_mainclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_venc_bus_ {}
- #define _DIVIDE_CLOCK_clk_venc_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_venc_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_venc_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_venc_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_venc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_venc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_venc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_venc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_venc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_venc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vencbrg_mainclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vencbrg_mainclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vencbrg_mainclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vencbrg_mainclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vencbrg_mainclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vencbrg_mainclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vencbrg_mainclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vencbrg_mainclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_venc_bclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_venc_bclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_venc_bclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_venc_bclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_venc_bclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_venc_bclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_venc_bclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_venc_bclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_venc_bclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_venc_bclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_venc_cclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_venc_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_venc_cclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_venc_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_venc_cclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_venc_cclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_venc_cclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_venc_cclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_venc_cclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_venc_cclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_venc_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_venc_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_venc_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_venc_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_venc_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_venc_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_venc_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_ddrpll_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ddrpll_div2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ddrpll_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ddrpll_div2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ddrpll_div2_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div2_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_ddrpll_div2_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3); \
- _ezchip_macro_read_value_ |= (div&0x3); \
- MA_OUTW(clk_ddrpll_div2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_ddrpll_div2_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_ddrpll_div4_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div4_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ddrpll_div4_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ddrpll_div4_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div4_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ddrpll_div4_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ddrpll_div4_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div4_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_ddrpll_div4_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div4_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3); \
- _ezchip_macro_read_value_ |= (div&0x3); \
- MA_OUTW(clk_ddrpll_div4_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_ddrpll_div4_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div4_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_ddrpll_div8_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div8_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ddrpll_div8_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ddrpll_div8_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div8_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ddrpll_div8_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ddrpll_div8_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div8_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_ddrpll_div8_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div8_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3); \
- _ezchip_macro_read_value_ |= (div&0x3); \
- MA_OUTW(clk_ddrpll_div8_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_ddrpll_div8_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrpll_div8_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_ddrosc_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrosc_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ddrosc_div2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ddrosc_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrosc_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ddrosc_div2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ddrosc_div2_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrosc_div2_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_ddrosc_div2_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrosc_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3); \
- _ezchip_macro_read_value_ |= (div&0x3); \
- MA_OUTW(clk_ddrosc_div2_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_ddrosc_div2_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrosc_div2_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_ddrc0_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ddrc0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ddrc0_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ddrc0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ddrc0_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SWITCH_CLOCK_clk_ddrc0_SOURCE_clk_ddrosc_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_ddrc0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_ddrc0_SOURCE_clk_ddrpll_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_ddrc0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_ddrc0_SOURCE_clk_ddrpll_div4_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_ddrc0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_ddrc0_SOURCE_clk_ddrpll_div8_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x3&0x3)<<24; \
- MA_OUTW(clk_ddrc0_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_ddrc0_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrc0_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_ddrc1_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ddrc1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ddrc1_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ddrc1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ddrc1_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _SWITCH_CLOCK_clk_ddrc1_SOURCE_clk_ddrosc_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_ddrc1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_ddrc1_SOURCE_clk_ddrpll_div2_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_ddrc1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_ddrc1_SOURCE_clk_ddrpll_div4_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_ddrc1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_ddrc1_SOURCE_clk_ddrpll_div8_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x3&0x3)<<24; \
- MA_OUTW(clk_ddrc1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_ddrc1_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrc1_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_ddrphy_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrphy_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ddrphy_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ddrphy_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ddrphy_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ddrphy_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ddrphy_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ddrphy_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_noc_rob_ {}
- #define _DIVIDE_CLOCK_clk_noc_rob_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_noc_rob_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_noc_rob_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_noc_rob_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_noc_rob_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_noc_cog_ {}
- #define _DIVIDE_CLOCK_clk_noc_cog_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_noc_cog_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_noc_cog_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_noc_cog_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_noc_cog_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_nne_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nne_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_nne_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_nne_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nne_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_nne_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_nne_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_nne_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_nnebus_src1_ {}
- #define _DIVIDE_CLOCK_clk_nnebus_src1_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nnebus_src1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_nnebus_src1_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_nnebus_src1_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_nnebus_src1_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_nne_bus_ {}
- #define _SWITCH_CLOCK_clk_nne_bus_SOURCE_clk_cpu_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nne_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
- MA_OUTW(clk_nne_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_nne_bus_SOURCE_clk_nnebus_src1_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nne_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
- MA_OUTW(clk_nne_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_nne_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_nne_bus_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_nne_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nne_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_nne_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_nne_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nne_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_nne_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_nne_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_nne_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_nnenoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nnenoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_nnenoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_nnenoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_nnenoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_nnenoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_nnenoc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_nnenoc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dlaslv_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dlaslv_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dlaslv_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dlaslv_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dlaslv_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dlaslv_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dlaslv_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dlaslv_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dspx2c_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dspx2c_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dspx2c_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dspx2c_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dspx2c_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dspx2c_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dspx2c_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dspx2c_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_hifi4_src_ {}
- #define _DIVIDE_CLOCK_clk_hifi4_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_hifi4_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_hifi4_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_hifi4_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_hifi4_corefree_ {}
- #define _DIVIDE_CLOCK_clk_hifi4_corefree_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4_corefree_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_hifi4_corefree_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_hifi4_corefree_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_hifi4_corefree_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_hifi4_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_hifi4_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_hifi4_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_hifi4_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_hifi4_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_hifi4_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_hifi4_bus_ {}
- #define _DIVIDE_CLOCK_clk_hifi4_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_hifi4_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_hifi4_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_hifi4_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_hifi4_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_hifi4_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_hifi4_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_hifi4_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_hifi4_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_hifi4_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_hifi4noc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4noc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_hifi4noc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_hifi4noc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_hifi4noc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_hifi4noc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_hifi4noc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_hifi4noc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sgdma1p_bus_ {}
- #define _DIVIDE_CLOCK_clk_sgdma1p_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sgdma1p_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_sgdma1p_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_sgdma1p_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sgdma1p_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_sgdma1p_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sgdma1p_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sgdma1p_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sgdma1p_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sgdma1p_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sgdma1p_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sgdma1p_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sgdma1p_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dma1p_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dma1p_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dma1p_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dma1p_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dma1p_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dma1p_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dma1p_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dma1p_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_x2c_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_x2c_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_x2c_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_x2c_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_x2c_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_x2c_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_x2c_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_x2c_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_x2c_axi_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_x2c_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_x2c_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_x2c_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_x2c_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_usb_bus_ {}
- #define _DIVIDE_CLOCK_clk_usb_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_usb_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_usb_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usb_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_usb_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usb_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_usb_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_usb_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usb_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_usb_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_usb_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usb_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_usbnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_usbnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_usbnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_usbnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_usbnoc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usbnoc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_usbphy_rootdiv_ {}
- #define _DIVIDE_CLOCK_clk_usbphy_rootdiv_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_rootdiv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_usbphy_rootdiv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_usbphy_rootdiv_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usbphy_rootdiv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_usbphy_125m_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_125m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_usbphy_125m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_usbphy_125m_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_125m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_usbphy_125m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_usbphy_125m_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usbphy_125m_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_usbphy_125m_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_125m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_usbphy_125m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_usbphy_125m_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usbphy_125m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_usbphy_plldiv25m_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_plldiv25m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_usbphy_plldiv25m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_usbphy_plldiv25m_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_plldiv25m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_usbphy_plldiv25m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_usbphy_plldiv25m_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usbphy_plldiv25m_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_usbphy_plldiv25m_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_plldiv25m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_usbphy_plldiv25m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_usbphy_plldiv25m_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usbphy_plldiv25m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_usbphy_25m_ {}
- #define _SWITCH_CLOCK_clk_usbphy_25m_SOURCE_clk_osc_sys_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_25m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
- MA_OUTW(clk_usbphy_25m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_usbphy_25m_SOURCE_clk_usbphy_plldiv25m_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_usbphy_25m_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
- MA_OUTW(clk_usbphy_25m_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_usbphy_25m_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_usbphy_25m_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_audio_div_ {}
- #define _DIVIDE_CLOCK_clk_audio_div_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3FFFF); \
- _ezchip_macro_read_value_ |= (div&0x3FFFF); \
- MA_OUTW(clk_audio_div_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_audio_div_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_audio_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3ffff;\
- }
- #define _ENABLE_CLOCK_clk_audio_src_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_audio_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_audio_src_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_audio_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_audio_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_audio_src_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_audio_12288_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_12288_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_audio_12288_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_audio_12288_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_audio_12288_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_audio_12288_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_audio_12288_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_audio_12288_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vin_src_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vin_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vin_src_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vin_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vin_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vin_src_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_vin_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_vin_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vin_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vin_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_isp0_bus_ {}
- #define _DIVIDE_CLOCK_clk_isp0_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_isp0_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_isp0_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_isp0_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_isp0_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_isp0_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_isp0_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_isp0_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_isp0_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_isp0_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_isp0noc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0noc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_isp0noc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_isp0noc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp0noc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_isp0noc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_isp0noc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_isp0noc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_ispslv_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ispslv_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ispslv_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ispslv_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ispslv_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ispslv_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ispslv_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ispslv_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_isp1_bus_ {}
- #define _DIVIDE_CLOCK_clk_isp1_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_isp1_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_isp1_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_isp1_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_isp1_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_isp1_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_isp1_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_isp1_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_isp1_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_isp1_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_isp1noc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1noc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_isp1noc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_isp1noc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_isp1noc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_isp1noc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_isp1noc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_isp1noc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vin_bus_ {}
- #define _DIVIDE_CLOCK_clk_vin_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_vin_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vin_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vin_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_vin_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vin_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vin_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vin_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vin_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vin_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vin_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vinnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vinnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vinnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vinnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vinnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vinnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vinnoc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vinnoc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_vout_src_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vout_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vout_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vout_src_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vout_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vout_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vout_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vout_src_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_vout_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vout_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_vout_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_vout_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vout_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_dispbus_src_ {}
- #define _DIVIDE_CLOCK_clk_dispbus_src_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dispbus_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_dispbus_src_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_dispbus_src_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dispbus_src_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_disp_bus_ {}
- #define _DIVIDE_CLOCK_clk_disp_bus_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_disp_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7); \
- _ezchip_macro_read_value_ |= (div&0x7); \
- MA_OUTW(clk_disp_bus_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_disp_bus_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_disp_bus_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7;\
- }
- #define _ENABLE_CLOCK_clk_disp_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_disp_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_disp_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_disp_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_disp_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_disp_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_disp_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_disp_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_dispnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dispnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_dispnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_dispnoc_axi_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_dispnoc_axi_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_dispnoc_axi_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_dispnoc_axi_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_dispnoc_axi_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sdio0_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio0_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sdio0_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sdio0_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio0_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sdio0_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sdio0_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio0_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sdio0_cclkint_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sdio0_cclkint_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sdio0_cclkint_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sdio0_cclkint_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sdio0_cclkint_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_sdio0_cclkint_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_sdio0_cclkint_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_sdio0_cclkint_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_sdio0_cclkint_inv_ {}
- #define _SET_CLOCK_clk_sdio0_cclkint_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<30; \
- MA_OUTW(clk_sdio0_cclkint_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _UNSET_CLOCK_clk_sdio0_cclkint_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<30; \
- MA_OUTW(clk_sdio0_cclkint_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_POLARITY_STATUS_clk_sdio0_cclkint_inv_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio0_cclkint_inv_ctrl_REG_ADDR) >> 30; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sdio1_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio1_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sdio1_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sdio1_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio1_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sdio1_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sdio1_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio1_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sdio1_cclkint_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sdio1_cclkint_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sdio1_cclkint_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sdio1_cclkint_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sdio1_cclkint_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_sdio1_cclkint_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_sdio1_cclkint_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_sdio1_cclkint_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_sdio1_cclkint_inv_ {}
- #define _SET_CLOCK_clk_sdio1_cclkint_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<30; \
- MA_OUTW(clk_sdio1_cclkint_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _UNSET_CLOCK_clk_sdio1_cclkint_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<30; \
- MA_OUTW(clk_sdio1_cclkint_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_POLARITY_STATUS_clk_sdio1_cclkint_inv_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sdio1_cclkint_inv_ctrl_REG_ADDR) >> 30; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_gmac_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gmac_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gmac_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gmac_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gmac_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_gmac_root_div_ {}
- #define _DIVIDE_CLOCK_clk_gmac_root_div_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_root_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_gmac_root_div_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_gmac_root_div_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_root_div_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_gmac_ptp_refclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_ptp_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gmac_ptp_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gmac_ptp_refclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_ptp_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gmac_ptp_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gmac_ptp_refclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_ptp_refclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_gmac_ptp_refclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_ptp_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_gmac_ptp_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_gmac_ptp_refclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_ptp_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_gmac_gtxclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_gtxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gmac_gtxclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gmac_gtxclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_gtxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gmac_gtxclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gmac_gtxclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_gtxclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_gmac_gtxclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_gtxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xFF); \
- _ezchip_macro_read_value_ |= (div&0xFF); \
- MA_OUTW(clk_gmac_gtxclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_gmac_gtxclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_gtxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xff;\
- }
- #define _ENABLE_CLOCK_clk_gmac_rmii_txclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_txclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gmac_rmii_txclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gmac_rmii_txclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_txclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gmac_rmii_txclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gmac_rmii_txclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_txclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_gmac_rmii_txclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_txclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_gmac_rmii_txclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_gmac_rmii_txclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_txclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_gmac_rmii_rxclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gmac_rmii_rxclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gmac_rmii_rxclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_gmac_rmii_rxclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0xF); \
- _ezchip_macro_read_value_ |= (div&0xF); \
- MA_OUTW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_gmac_rmii_rxclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_rxclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0xf;\
- }
- #define _ENABLE_CLOCK_clk_gmac_tx_ {}
- #define _SWITCH_CLOCK_clk_gmac_tx_SOURCE_clk_gmac_gtxclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tx_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x3)<<24; \
- MA_OUTW(clk_gmac_tx_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_gmac_tx_SOURCE_clk_gmac_mii_txclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tx_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x3)<<24; \
- MA_OUTW(clk_gmac_tx_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_gmac_tx_SOURCE_clk_gmac_rmii_txclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tx_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3<<24); \
- _ezchip_macro_read_value_ |= (0x2&0x3)<<24; \
- MA_OUTW(clk_gmac_tx_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_gmac_tx_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_tx_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x3;\
- }
- #define _ENABLE_CLOCK_clk_gmac_tx_inv_ {}
- #define _SET_CLOCK_clk_gmac_tx_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tx_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<30; \
- MA_OUTW(clk_gmac_tx_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _UNSET_CLOCK_clk_gmac_tx_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tx_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<30; \
- MA_OUTW(clk_gmac_tx_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_POLARITY_STATUS_clk_gmac_tx_inv_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_tx_inv_ctrl_REG_ADDR) >> 30; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_gmac_rx_pre_ {}
- #define _SWITCH_CLOCK_clk_gmac_rx_pre_SOURCE_clk_gmac_gr_mii_rxclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rx_pre_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<24; \
- MA_OUTW(clk_gmac_rx_pre_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _SWITCH_CLOCK_clk_gmac_rx_pre_SOURCE_clk_gmac_rmii_rxclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rx_pre_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<24); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<24; \
- MA_OUTW(clk_gmac_rx_pre_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_SOURCE_STATUS_clk_gmac_rx_pre_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_rx_pre_ctrl_REG_ADDR) >> 24; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_gmac_rx_inv_ {}
- #define _SET_CLOCK_clk_gmac_rx_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rx_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<30; \
- MA_OUTW(clk_gmac_rx_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _UNSET_CLOCK_clk_gmac_rx_inv_POLARITY_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rx_inv_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<30); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<30; \
- MA_OUTW(clk_gmac_rx_inv_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_POLARITY_STATUS_clk_gmac_rx_inv_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_rx_inv_ctrl_REG_ADDR) >> 30; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_gmac_rmii_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gmac_rmii_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gmac_rmii_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gmac_rmii_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gmac_rmii_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_rmii_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_gmac_tophyref_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tophyref_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gmac_tophyref_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gmac_tophyref_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tophyref_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gmac_tophyref_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gmac_tophyref_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_tophyref_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_gmac_tophyref_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gmac_tophyref_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x7F); \
- _ezchip_macro_read_value_ |= (div&0x7F); \
- MA_OUTW(clk_gmac_tophyref_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_gmac_tophyref_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gmac_tophyref_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x7f;\
- }
- #define _ENABLE_CLOCK_clk_spi2ahb_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi2ahb_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi2ahb_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi2ahb_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi2ahb_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_spi2ahb_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi2ahb_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi2ahb_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi2ahb_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi2ahb_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_spi2ahb_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_spi2ahb_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_spi2ahb_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi2ahb_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_ezmaster_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ezmaster_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_ezmaster_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_ezmaster_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_ezmaster_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_ezmaster_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_ezmaster_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_ezmaster_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_e24_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_e24_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_e24_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_e24_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_e24_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_e24_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_e24_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_e24_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_e24rtc_toggle_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_e24rtc_toggle_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_e24rtc_toggle_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_e24rtc_toggle_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_e24rtc_toggle_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_e24rtc_toggle_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_e24rtc_toggle_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_e24rtc_toggle_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_qspi_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_qspi_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_qspi_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_qspi_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_qspi_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_qspi_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_qspi_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_qspi_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_qspi_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_qspi_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_qspi_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_qspi_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_qspi_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_qspi_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_qspi_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_qspi_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_qspi_refclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_qspi_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_qspi_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_qspi_refclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_qspi_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_qspi_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_qspi_refclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_qspi_refclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_qspi_refclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_qspi_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_qspi_refclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_qspi_refclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_qspi_refclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_sec_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sec_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sec_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sec_ahb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sec_ahb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sec_ahb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sec_ahb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sec_ahb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_aes_clk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_aes_clk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_aes_clk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_aes_clk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_aes_clk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_aes_clk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_aes_clk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_aes_clk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_sha_clk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sha_clk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_sha_clk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_sha_clk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_sha_clk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_sha_clk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_sha_clk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_sha_clk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_pka_clk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pka_clk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_pka_clk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_pka_clk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pka_clk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_pka_clk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_pka_clk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pka_clk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_trng_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_trng_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_trng_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_trng_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_trng_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_trng_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_trng_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_trng_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_otp_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_otp_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_otp_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_otp_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_otp_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_otp_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_otp_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_otp_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_uart0_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart0_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart0_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart0_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart0_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart0_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_uart0_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart0_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart0_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart0_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_uart0_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_uart0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_uart0_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_uart1_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart1_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart1_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart1_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart1_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart1_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart1_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart1_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_uart1_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart1_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart1_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart1_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_uart1_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_uart1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_uart1_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_spi0_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi0_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi0_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi0_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi0_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi0_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_spi0_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi0_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi0_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi0_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_spi0_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_spi0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_spi0_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_spi1_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi1_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi1_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi1_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi1_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi1_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi1_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi1_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_spi1_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi1_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi1_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi1_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_spi1_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_spi1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_spi1_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_i2c0_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c0_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c0_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c0_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c0_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c0_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c0_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_i2c0_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c0_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c0_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c0_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_i2c0_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_i2c0_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_i2c0_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c0_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_i2c1_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c1_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c1_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c1_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c1_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c1_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c1_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c1_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_i2c1_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c1_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c1_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c1_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_i2c1_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_i2c1_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_i2c1_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c1_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_gpio_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gpio_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_gpio_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_gpio_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_gpio_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_gpio_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_gpio_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_gpio_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_uart2_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart2_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart2_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart2_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart2_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart2_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart2_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart2_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_uart2_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart2_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart2_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart2_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_uart2_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_uart2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_uart2_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_uart3_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart3_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart3_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart3_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart3_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart3_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart3_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart3_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_uart3_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_uart3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_uart3_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_uart3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_uart3_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart3_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_uart3_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_uart3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_uart3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_uart3_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_uart3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_spi2_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi2_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi2_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi2_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi2_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi2_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_spi2_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi2_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi2_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi2_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_spi2_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_spi2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_spi2_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_spi3_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi3_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi3_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi3_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi3_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi3_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi3_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi3_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_spi3_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_spi3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_spi3_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_spi3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_spi3_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi3_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_spi3_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_spi3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_spi3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_spi3_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_spi3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_i2c2_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c2_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c2_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c2_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c2_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c2_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c2_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c2_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_i2c2_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c2_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c2_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c2_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_i2c2_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_i2c2_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_i2c2_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c2_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_i2c3_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c3_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c3_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c3_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c3_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c3_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c3_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c3_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_i2c3_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_i2c3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_i2c3_core_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_i2c3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_i2c3_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c3_core_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_i2c3_core_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_i2c3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_i2c3_core_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_i2c3_core_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_i2c3_core_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_wdtimer_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_wdtimer_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_wdtimer_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_wdtimer_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_wdtimer_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_wdtimer_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_wdtimer_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_wdtimer_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_wdt_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_wdt_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_wdt_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_wdt_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_wdt_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_wdt_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_wdt_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_wdt_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_wdt_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_wdt_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_wdt_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_wdt_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_wdt_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_timer0_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer0_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_timer0_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_timer0_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer0_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_timer0_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_timer0_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer0_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_timer0_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer0_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_timer0_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_timer0_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer0_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_timer1_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer1_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_timer1_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_timer1_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer1_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_timer1_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_timer1_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer1_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_timer1_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer1_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_timer1_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_timer1_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer1_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_timer2_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer2_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_timer2_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_timer2_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer2_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_timer2_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_timer2_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer2_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_timer2_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer2_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_timer2_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_timer2_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer2_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_timer3_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer3_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_timer3_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_timer3_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer3_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_timer3_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_timer3_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer3_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_timer3_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer3_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_timer3_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_timer3_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer3_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_timer4_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer4_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_timer4_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_timer4_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer4_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_timer4_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_timer4_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer4_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_timer4_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer4_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_timer4_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_timer4_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer4_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_timer5_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer5_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_timer5_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_timer5_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer5_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_timer5_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_timer5_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer5_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_timer5_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer5_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_timer5_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_timer5_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer5_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_timer6_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer6_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_timer6_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_timer6_coreclk_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer6_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_timer6_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_timer6_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer6_coreclk_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_timer6_coreclk_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_timer6_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x3F); \
- _ezchip_macro_read_value_ |= (div&0x3F); \
- MA_OUTW(clk_timer6_coreclk_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_timer6_coreclk_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_timer6_coreclk_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x3f;\
- }
- #define _ENABLE_CLOCK_clk_vp6intc_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6intc_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_vp6intc_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_vp6intc_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_vp6intc_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_vp6intc_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_vp6intc_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_vp6intc_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_pwm_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pwm_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_pwm_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_pwm_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_pwm_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_pwm_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_pwm_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_pwm_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_msi_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_msi_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_msi_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_msi_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_msi_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_msi_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_msi_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_msi_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_temp_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_temp_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_temp_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_temp_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_temp_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_temp_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_temp_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_temp_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _ENABLE_CLOCK_clk_temp_sense_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_temp_sense_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_temp_sense_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_temp_sense_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_temp_sense_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_temp_sense_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_temp_sense_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_temp_sense_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #define _DIVIDE_CLOCK_clk_temp_sense_(div) { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_temp_sense_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1F); \
- _ezchip_macro_read_value_ |= (div&0x1F); \
- MA_OUTW(clk_temp_sense_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_DIVIDE_STATUS_clk_temp_sense_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_temp_sense_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= 0x1f;\
- }
- #define _ENABLE_CLOCK_clk_syserr_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_syserr_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x1&0x1)<<31; \
- MA_OUTW(clk_syserr_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _DISABLE_CLOCK_clk_syserr_apb_ { \
- uint32_t _ezchip_macro_read_value_=MA_INW(clk_syserr_apb_ctrl_REG_ADDR); \
- _ezchip_macro_read_value_ &= ~(0x1<<31); \
- _ezchip_macro_read_value_ |= (0x0&0x1)<<31; \
- MA_OUTW(clk_syserr_apb_ctrl_REG_ADDR,_ezchip_macro_read_value_); \
- }
- #define _GET_CLOCK_ENABLE_STATUS_clk_syserr_apb_(_ezchip_macro_read_value_) { \
- _ezchip_macro_read_value_=MA_INW(clk_syserr_apb_ctrl_REG_ADDR) >> 31; \
- _ezchip_macro_read_value_ &= 0x1;\
- }
- #endif //_CLKGEN_MACRO_H_
|