



# **WAVE511 HEVC and AVC Multi- decoder IP**

## **Programmer's Guide**

Version 1.9.1

---

## WAVE511 HEVC and AVC Multi-decoder IP: Programmer's Guide

Version 1.9.1

Copyright © 2019 Chips&Media, Inc. All rights reserved

### Revision History

Date	Revision	Change
2018/7/12	0.9.0	Draft version generated
2018/7/31	1.0.0	Release version generated
2018/8/31	1.1.0	S2FME_OFF of CMD_ENC_BG_PARAM[29] was defined. Common I/O registers were set aside from each command I/O section.
2018/10/22	1.2.0	The latest host interface registers were applied to this document.
2018/11/26	1.4.0	Setting AXI ID in VPU Initialization (optional) was described
2018/12/10	1.5.0	Table. APB Offsets was updated for inclusion of product information registers
2018/12/11	1.6.0	VPU_REMAP_CTRL[31] and [11] fields are described to be 0 as default.
2019/2/1	1.7.0	FUSE_ENABLE_FLAG and STD_ENABLE_FLAG of RET_VCPU_CONFIG1 register (read only) were added.
2019/4/26	1.8.0	CMD_DEC_TEMPORAL_ID_PLUS1 register was updated. Also, unused codec was removed from register description.
2019/5/21	1.9.0	CMD_CREATE_INST_NUM_CQ_DEPTH_M1(0x13C) register was defined to set the depth of the command queue.
2019/5/23	1.9.1	CMD_SET_FB_SIZE_TASK_BUF(0x1D8) register description was fixed.

### Proprietary Notice

Copyright for all documents, drawings and programs related with this specification are owned by Chips&Media Corporation. All or any part of the specification shall not be reproduced nor distributed without prior written approval by Chips&Media Corporation. Content and configuration of all or any part of the specification shall not be modified nor distributed without prior written approval by Chips&Media Corporation.

The information contained in these documents is confidential, privileged and only for the information of the intended recipient and may not be used, published or redistributed without the prior written consent of Chips&Media Corporation.

### Address and Phone Number

Chips&Media  
V&S Tower, 11/12/13th FL, 891-46, Daechi-dong, Gangnam-gu, 135-280  
Seoul, Korea  
Tel: +82-2-568-3767  
Fax: +82-2-568-3767

---

Homepage: <http://www.chipsnmedia.com>

---

# Table of Contents

<b>Preface</b> .....	xxv
1. About This Document .....	xxv
1.1. Intended audience .....	xxv
1.2. Scope .....	xxv
1.3. Typographical conventions .....	xxv
2. Further reading .....	xxv
2.1. Other documents .....	xxv
<b>Glossary</b> .....	1
<b>Chapter 1. HOST INTERFACE</b>	
1.1. VPU Control Scheme .....	5
1.1.1. Communication Models .....	5
1.2. Host Interface Registers .....	6
1.2.1. Overview of Host Interface Registers .....	6
1.2.2. Command Interface Overview .....	7
1.2.2.1. Ownership of Host Interface Registers .....	7
1.2.2.2. Command Protocol .....	8
1.2.2.3. Host Commands .....	10
1.2.2.3.1. Queueable and Non-queueable Commands .....	10
1.2.2.3.2. SLEEP_VPU and WAKE_VPU .....	11
1.2.2.3.3. Trick Play during Decoding .....	11
1.2.2.3.4. Interrupt Interface .....	11
1.2.3. Summary of Host Interface Registers .....	13
1.2.3.1. Summary of Control Registers .....	13
1.2.3.2. Summary of Command I/O registers .....	14
1.2.3.2.1. Common Parameter Registers .....	14
1.2.3.2.2. INIT_VPU Command Parameter Registers .....	14
1.2.3.2.3. WAKEUP_VPU Command Parameter Registers .....	15
1.2.3.2.4. CREATE_INST Command Parameter Registers for Decoder .....	15
1.2.3.2.5. INIT_SEQ Command Parameter Registers .....	15
1.2.3.2.6. SET_FB Command Parameter Registers for Decoder .....	16
1.2.3.2.7. DEC_PIC Command Parameter Registers .....	17
1.2.3.2.8. QUERY Command Parameter Registers .....	18
1.2.3.2.8.1. GET_VPU_INFO .....	18
1.2.3.2.8.2. GET_RESULT for Decoder .....	18
1.2.3.2.8.3. UPDATE_DISP_IDC .....	19
1.2.3.2.8.4. GET_BS_RD_PTR .....	19
1.2.3.2.9. UPDATE_BS Parameter Registers for Decoder .....	20
1.2.4. Register Descriptions .....	21
1.2.4.1. Control Register Descriptions .....	21
1.2.4.2. Command I/O Register Descriptions .....	43
1.2.4.2.1. Common Parameter Registers .....	43
1.2.4.2.1.1. COMMAND (0x00000100) .....	43
1.2.4.2.1.2. CMD_OPTION (0x00000104) .....	43
1.2.4.2.1.3. RET_SUCCESS (0x00000108) .....	44

1.2.4.2.1.4. RET_FAIL_REASON (0x0000010C) .....	44
1.2.4.2.1.5. CMD_INSTANCE_INFO (0x00000110) .....	44
1.2.4.2.1.6. RET_QUEUE_STATUS (0x000001E0) .....	45
1.2.4.2.1.7. RET_BS_EMPTY (0x000001E4) .....	46
1.2.4.2.1.8. RET_QUEUED_CMD_DONE (0x000001E8) .....	46
1.2.4.2.1.9. RET_SRC_RELEASE (0x000001EC) .....	47
1.2.4.2.1.10. RET_PARSING_INSTANCE_INFO (0x000001F0) .....	47
1.2.4.2.1.11. RET_DECODING_INSTANCE_INFO (0x000001F4) .....	48
1.2.4.2.1.12. RET_ENCODING_INSTANCE_INFO (0x000001F8) .....	48
1.2.4.2.1.13. RET_DONE_INSTANCE_INFO (0x000001FC) .....	49
1.2.4.2.2. INIT_VPU Command Parameter Registers .....	50
1.2.4.2.2.1. ADDR_CODE_BASE (0x00000110) .....	50
1.2.4.2.2.2. CODE_SIZE (0x00000114) .....	50
1.2.4.2.2.3. CODE_PARAM (0x00000118) .....	50
1.2.4.2.2.4. CMD_INIT_ADDR_TEMP_BASE (0x0000011C) .....	51
1.2.4.2.2.5. CMD_INIT_TEMP_SIZE (0x00000120) .....	51
1.2.4.2.2.6. CMD_INIT_ADDR_SEC_AXI (0x00000124) .....	52
1.2.4.2.2.7. CMD_INIT_SEC_AXI_SIZE (0x00000128) .....	52
1.2.4.2.2.8. CMD_INIT_HW_OPTION (0x0000012C) .....	52
1.2.4.2.2.9. CMD_WAKEUP_SYSTEM_CLOCK (0x00000130) .....	53
1.2.4.2.3. WAKEUP_VPU Command Parameter Registers .....	54
1.2.4.2.3.1. CMD_WAKEUP_ADDR_CODE_BASE (0x00000110) .....	54
1.2.4.2.3.2. CMD_WAKEUP_CODE_SIZE (0x00000114) .....	54
1.2.4.2.3.3. CMD_WAKEUP_CODE_PARAM (0x00000118) .....	54
1.2.4.2.3.4. CMD_WAKEUP_ADDR_TEMP_BASE (0x0000011C) .....	55
1.2.4.2.3.5. CMD_WAKEUP_TEMP_SIZE (0x00000120) .....	55
1.2.4.2.3.6. CMD_WAKEUP_ADDR_SEC_AXI (0x00000124) .....	56
1.2.4.2.3.7. CMD_WAKEUP_SEC_AXI_SIZE (0x00000128) .....	56
1.2.4.2.3.8. CMD_WAKEUP_HW_OPTION (0x0000012C) .....	56
1.2.4.2.3.9. CMD_WAKEUP_SYSTEM_CLOCK (0x00000130) .....	57
1.2.4.2.4. CREATE_INST Command Parameter Registers for Decoder .....	58
1.2.4.2.4.1. CMD_CREATE_INST_ADDR_WORK_BASE (0x00000114) .....	58

1.2.4.2.4.2. CMD_CREATE_INST_WORK_SIZE (0x00000118) .....	58
1.2.4.2.4.3. CMD_CREATE_INST_BS_START_ADDR (0x0000011C) .....	58
1.2.4.2.4.4. CMD_CREATE_INST_BS_SIZE (0x00000120) .....	59
1.2.4.2.4.5. CMD_CREATE_INST_BS_PARAM (0x00000124) .....	59
1.2.4.2.4.6. CMD_CREATE_INST_NUM_CQ_DEPTH_M1 (0x0000013C) .....	60
1.2.4.2.4.7. CMD_CREATE_INST_VCORE_INFO (0x00000194) .....	60
1.2.4.2.5. INIT_SEQ Command Parameter Registers .....	61
1.2.4.2.5.1. CMD_INIT_SEQ_OPTION (0x00000104) .....	61
1.2.4.2.5.2. CMD_BS_RD_PTR (0x00000118) .....	61
1.2.4.2.5.3. CMD_BS_WR_PTR (0x0000011C) .....	61
1.2.4.2.5.4. CMD_BS_OPTIONS (0x00000120) .....	62
1.2.4.2.6. SET_FB Command Parameter Registers for De- coder .....	64
1.2.4.2.6.1. CMD_SET_FB_OPTION (0x00000104).....	64
1.2.4.2.6.2. CMD_SET_FB_COMMON_PIC_INFO (0x00000118) .....	64
1.2.4.2.6.3. CMD_SET_FB_PIC_SIZE (0x0000011C) .....	66
1.2.4.2.6.4. CMD_SET_FB_NUM (0x00000120) .....	66
1.2.4.2.6.5. CMD_SET_FB_ADDR_LUMA_BASE0 (0x00000134) .....	67
1.2.4.2.6.6. CMD_SET_FB_ADDR_CB_BASE0 (0x00000138) .....	67
1.2.4.2.6.7. CMD_SET_FB_ADDR_CR_BASE0 (0x0000013C) .....	68
1.2.4.2.6.8. CMD_SET_FB_ADDR_FBC_Y_OFFSET0 (0x0000013C) .....	68
1.2.4.2.6.9. CMD_SET_FB_ADDR_FBC_C_OFFSET0 (0x00000140) .....	69
1.2.4.2.6.10. CMD_SET_FB_ADDR_LUMA_BASE1 (0x00000144) .....	69
1.2.4.2.6.11. CMD_SET_FB_ADDR_CB_BASE1 (0x00000148) .....	69
1.2.4.2.6.12. CMD_SET_FB_ADDR_CR_BASE1 (0x0000014C) .....	70
1.2.4.2.6.13. CMD_SET_FB_ADDR_FBC_Y_OFFSET1 (0x0000014C) .....	70
1.2.4.2.6.14. CMD_SET_FB_ADDR_FBC_C_OFFSET1 (0x00000150) .....	71
1.2.4.2.6.15. CMD_SET_FB_ADDR_LUMA_BASE2 (0x00000154) .....	71

1.2.4.2.6.16. CMD_SET_FB_ADDR_CB_BASE2 (0x00000158) .....	72
1.2.4.2.6.17. CMD_SET_FB_ADDR_CR_BASE2 (0x0000015C) .....	72
1.2.4.2.6.18. CMD_SET_FB_ADDR_FBC_C_OFFSET2 (0x00000160) .....	72
1.2.4.2.6.19. CMD_SET_FB_ADDR_LUMA_BASE3 (0x00000164) .....	73
1.2.4.2.6.20. CMD_SET_FB_ADDR_CB_BASE3 (0x00000168) .....	73
1.2.4.2.6.21. CMD_SET_FB_ADDR_CR_BASE3 (0x0000016C) .....	74
1.2.4.2.6.22. CMD_SET_FB_ADDR_FBC_Y_OFFSET3 (0x0000016C) .....	74
1.2.4.2.6.23. CMD_SET_FB_ADDR_FBC_C_OFFSET3 (0x00000170) .....	75
1.2.4.2.6.24. CMD_SET_FB_ADDR_LUMA_BASE4 (0x00000174) .....	75
1.2.4.2.6.25. CMD_SET_FB_ADDR_CB_BASE4 (0x00000178) .....	75
1.2.4.2.6.26. CMD_SET_FB_ADDR_CR_BASE4 (0x0000017C) .....	76
1.2.4.2.6.27. CMD_SET_FB_ADDR_FBC_Y_OFFSET4 (0x0000017C) .....	76
1.2.4.2.6.28. CMD_SET_FB_ADDR_FBC_C_OFFSET4 (0x00000180) .....	77
1.2.4.2.6.29. CMD_SET_FB_ADDR_LUMA_BASE5 (0x00000184) .....	77
1.2.4.2.6.30. CMD_SET_FB_ADDR_CB_BASE5 (0x00000188) .....	78
1.2.4.2.6.31. CMD_SET_FB_ADDR_CR_BASE5 (0x0000018C) .....	78
1.2.4.2.6.32. CMD_SET_FB_ADDR_FBC_Y_OFFSET5 (0x0000018C) .....	79
1.2.4.2.6.33. CMD_SET_FB_ADDR_FBC_C_OFFSET5 (0x00000190) .....	79
1.2.4.2.6.34. CMD_SET_FB_ADDR_LUMA_BASE6 (0x00000194) .....	80
1.2.4.2.6.35. CMD_SET_FB_ADDR_CB_BASE6 (0x00000198) .....	80
1.2.4.2.6.36. CMD_SET_FB_ADDR_CR_BASE6 (0x0000019C) .....	81
1.2.4.2.6.37. CMD_SET_FB_ADDR_FBC_Y_OFFSET6 (0x0000019C) .....	81
1.2.4.2.6.38. CMD_SET_FB_ADDR_FBC_C_OFFSET6 (0x000001A0) .....	82

1.2.4.2.6.39. CMD_SET_FB_ADDR_LUMA_BASE7 (0x000001A4) .....	82
1.2.4.2.6.40. CMD_SET_FB_ADDR_CB_BASE7 (0x000001A8) .....	83
1.2.4.2.6.41. CMD_SET_FB_ADDR_CR_BASE7 (0x000001AC) .....	83
1.2.4.2.6.42. CMD_SET_FB_ADDR_FBC_Y_OFFSET7 (0x000001AC) .....	84
1.2.4.2.6.43. CMD_SET_FB_ADDR_FBC_C_OFFSET7 (0x000001B0) .....	84
1.2.4.2.6.44. CMD_SET_FB_ADDR_MV_COLO (0x000001B4) .....	85
1.2.4.2.6.45. CMD_SET_FB_ADDR_MV_COL1 (0x000001B8) .....	85
1.2.4.2.6.46. CMD_SET_FB_ADDR_MV_COL2 (0x000001BC) .....	85
1.2.4.2.6.47. CMD_SET_FB_ADDR_MV_COL3 (0x000001C0) .....	86
1.2.4.2.6.48. CMD_SET_FB_ADDR_MV_COL4 (0x000001C4) .....	86
1.2.4.2.6.49. CMD_SET_FB_ADDR_MV_COL5 (0x000001C8) .....	87
1.2.4.2.6.50. CMD_SET_FB_ADDR_MV_COL6 (0x000001CC) .....	87
1.2.4.2.6.51. CMD_SET_FB_ADDR_MV_COL7 (0x000001D0) .....	88
1.2.4.2.6.52. CMD_SET_FB_ADDR_TASK_BUF (0x000001D4) .....	88
1.2.4.2.6.53. CMD_SET_FB_SIZE_TASK_BUF (0x000001D8) .....	88
1.2.4.2.7. DEC_PIC Command Parameter Registers .....	90
1.2.4.2.7.1. CMD_DEC_PIC_OPTION (0x00000104) .....	90
1.2.4.2.7.2. CMD_BS_RD_PTR (0x00000118) .....	90
1.2.4.2.7.3. CMD_BS_WR_PTR (0x0000011C) .....	91
1.2.4.2.7.4. CMD_BS_OPTIONS (0x00000120) .....	91
1.2.4.2.7.5. RESERVED (0x00000124) .....	92
1.2.4.2.7.6. CMD_SEQ_CHANGE_ENABLE_FLAG (0x00000128) .....	92
1.2.4.2.7.7. CMD_DEC_SEI_MASK (0x0000012C) .....	93
1.2.4.2.7.8. CMD_DEC_TEMPORAL_ID_PLUS1 (0x00000130) .....	97
1.2.4.2.7.9. CMD_DEC_FORCE_FB_LATENCY_PLUS1 (0x00000134) .....	98
1.2.4.2.7.10. CMD_DEC_USE_SEC_AXI (0x00000150) .....	98
1.2.4.2.7.11. CMD_DEC_SCALE_SIZE (0x00000154) .....	99
1.2.4.2.7.12. CMD_DEC_ADDR_LINEAR_Y (0x00000158) .....	100
1.2.4.2.7.13. CMD_DEC_ADDR_LINEAR_CB (0x0000015C) .....	100



1.2.4.2.7.14. CMD_DEC_ADDR_LINEAR_CR (0x00000160) .....	100
1.2.4.2.7.15. CMD_DEC_LINEAR_STRIDE (0x00000164) .....	101
1.2.4.2.7.16. CMD_DEC_VCORE_INFO (0x00000194) .....	101
1.2.4.2.8. QUERY(GET_VPU_INFO) Command Parameter Registers .....	103
1.2.4.2.8.1. CMD_QUERY_OPTION (0x00000104) ...	103
1.2.4.2.8.2. RET_QUERY_FW_VERSION (0x00000118) .....	103
1.2.4.2.8.3. RET_QUERY_PRODUCT_NAME (0x0000011C) .....	103
1.2.4.2.8.4. RET_QUERY_PRODUCT_VERSION (0x00000120) .....	104
1.2.4.2.8.5. RET_QUERY_STD_DEF0 (0x00000124) .....	104
1.2.4.2.8.6. RET_QUERY_STD_DEF1 (0x00000128) .....	105
1.2.4.2.8.7. RET_QUERY_CONF_FEATURE (0x0000012C) .....	105
1.2.4.2.8.8. RET_QUERY_CONF_DATE (0x00000130) .....	106
1.2.4.2.8.9. RET_QUERY_CONF_REVISION (0x00000134) .....	106
1.2.4.2.8.10. RET_QUERY_CONF_TYPE (0x00000138) .....	107
1.2.4.2.8.11. RET_QUERY_PRODUCT_ID (0x0000013C) .....	107
1.2.4.2.8.12. RET_QUERY_CUSTOMER_ID (0x00000140) .....	107
1.2.4.2.9. QUERY(GET_RESULT_DEC) Command Parameter Registers for Decoder .....	109
1.2.4.2.9.1. CMD_QUERY_OPTION (0x00000104) ...	109
1.2.4.2.9.2. CMD_DEC_ADDR_USERDATA_BASE (0x00000114) .....	109
1.2.4.2.9.3. CMD_DEC_USERDATA_SIZE (0x00000118) .....	110
1.2.4.2.9.4. CMD_DEC_USERDATA_PARAM (0x0000011C) .....	110
1.2.4.2.9.5. RET_QUERY_DEC_BS_RD_PTR (0x0000011C) .....	111
1.2.4.2.9.6. RET_QUERY_DEC_SEQ_PARAM (0x00000120) .....	111
1.2.4.2.9.7. RET_QUERY_DEC_COLOR_SAMPLE_INFO (0x00000124) .....	112
1.2.4.2.9.8. RET_QUERY_DEC_ASPECT_RATIO (0x00000128) .....	113
1.2.4.2.9.9. RET_QUERY_DEC_BIT_RATE (0x0000012C) .....	113
1.2.4.2.9.10. RET_QUERY_DEC_FRAME_RATE_NR (0x00000130) .....	114

1.2.4.2.9.11.	
RET_QUERY_DEC_FRAME_RATE_DR	
(0x00000134) .....	114
1.2.4.2.9.12.	
RET_QUERY_DEC_NUM_REQUIRED_FB	
(0x00000138) .....	114
1.2.4.2.9.13.	
RET_QUERY_DEC_NUM_REORDER_DELAY	
(0x0000013C) .....	115
1.2.4.2.9.14.	
RET_QUERY_DEC_SUB_LAYER_INFO	
(0x00000140) .....	115
1.2.4.2.9.15. RET_QUERY_DEC_NOTIFICATION	
(0x00000144) .....	116
1.2.4.2.9.16. RET_QUERY_DEC_USERDATA_IDC	
(0x00000148) .....	117
1.2.4.2.9.17. RET_QUERY_DEC_PIC_SIZE	
(0x0000014C) .....	118
1.2.4.2.9.18.	
RET_QUERY_DEC_CROP_TOP_BOTTOM	
(0x00000150) .....	118
1.2.4.2.9.19.	
RET_QUERY_DEC_CROP_LEFT_RIGHT	
(0x00000154) .....	119
1.2.4.2.9.20. RET_QUERY_DEC_AU_START_POS	
(0x00000158) .....	119
1.2.4.2.9.21. RET_QUERY_DEC_AU_END_POS	
(0x0000015C) .....	120
1.2.4.2.9.22. RET_QUERY_DEC_PIC_TYPE	
(0x00000160) .....	120
1.2.4.2.9.23. RET_QUERY_DEC_PIC_POC	
(0x00000164) .....	121
1.2.4.2.9.24.	
RET_QUERY_DEC_RECOVERY_POINT	
(0x00000168) .....	121
1.2.4.2.9.25. RET_QUERY_DEC_DEBUG_INDEX	
(0x0000016C) .....	122
1.2.4.2.9.26.	
RET_QUERY_DEC_DECODED_INDEX	
(0x00000170) .....	122
1.2.4.2.9.27. RET_QUERY_DEC_DISPLAY_INDEX	
(0x00000174) .....	122
1.2.4.2.9.28. RET_QUERY_DEC_REALLOC_INDEX	
(0x00000178) .....	123
1.2.4.2.9.29. RET_QUERY_DEC_DISP_IDC	
(0x0000017C) .....	123
1.2.4.2.9.30. RET_QUERY_DEC_NUM_ERR_CTB	
(0x00000180) .....	124
1.2.4.2.9.31. RET_QUERY_DEC_FRAME_NUM	
(0x00000184) .....	124
1.2.4.2.9.32. RET_QUERY_LINEAR_Y_BASE	
(0x00000188) .....	124
1.2.4.2.9.33. RET_QUERY_LINEAR_CB_BASE	
(0x0000018C) .....	125

1.2.4.2.9.34. RET_QUERY_LINEAR_CR_BASE (0x00000190) .....	125
1.2.4.2.9.35. RET_QUERY_INPLACE_Y_BASE (0x00000194) .....	125
1.2.4.2.9.36. RET_QUERY_INPLACE_C_BASE (0x00000198) .....	126
1.2.4.2.9.37. RET_QUERY_CORE_IDC (0x0000019C) .....	126
1.2.4.2.9.38. RET_QUERY_HOST_CMD_TICK (0x000001B8) .....	127
1.2.4.2.9.39. RET_QUERY_DEC_SEEK_START_TICK (0x000001BC) .....	127
1.2.4.2.9.40. RET_QUERY_DEC_SEEK_END_TICK (0x000001C0) .....	127
1.2.4.2.9.41. RET_QUERY_DEC_PARSING_START_TICK (0x000001C4) .....	128
1.2.4.2.9.42. RET_QUERY_DEC_PARSING_END_TICK (0x000001C8) .....	128
1.2.4.2.9.43. RET_QUERY_DEC_DECODING_START_TICK (0x000001CC) .....	128
1.2.4.2.9.44. RET_QUERY_DEC_DECODING_END_TICK (0x000001D0) .....	129
1.2.4.2.9.45. RET_QUERY_DEC_WARN_INFO (0x000001D4) .....	129
1.2.4.2.9.46. RET_QUERY_DEC_ERR_INFO (0x000001D8) .....	129
1.2.4.2.9.47. RET_QUERY_DEC_SUCCESS (0x000001DC) .....	130
1.2.4.2.10. QUERY(UPDATE_DISP_IDC) Command Pa- rameter Registers .....	131
1.2.4.2.10.1. CMD_QUERY_OPTION (0x00000104) .....	131
1.2.4.2.10.2. CMD_QUERY_DEC_SET_DISP_IDC (0x00000118) .....	131
1.2.4.2.10.3. CMD_QUERY_DEC_CLR_DISP_IDC (0x0000011C) .....	132
1.2.4.2.10.4. RET_QUERY_DEC_DISP_IDC (0x0000017C) .....	132
1.2.4.2.11. QUERY(GET_BS_RD_PTR) Command Pa- rameter Registers .....	133
1.2.4.2.11.1. CMD_QUERY_OPTION (0x00000104) .....	133
1.2.4.2.11.2. RET_QUERY_ENC_BS_RD_PTR (0x0000011C) .....	133
1.2.4.2.12. UPDATE_BS Command Parameter Registers for Decoder .....	135
1.2.4.2.12.1. CMD_BS_WR_PTR (0x0000011C) .....	135
1.2.4.2.12.2. CMD_BS_OPTIONS (0x00000120) .....	135

## Chapter 2. APPLICATION INTERFACE

2.1. VPU API-based Control Mechanism .....	136
2.2. VPU API Reference Software .....	137
2.2.1. Source Tree .....	138
2.2.2. Architecture .....	138
2.2.2.1. Application Layer .....	138
2.2.2.2. API Layer .....	140
2.2.2.3. VDI Layer .....	141
2.2.2.4. Device Driver Layer .....	142
2.2.3. Supported Operating Systems .....	142
2.2.3.1. Linux .....	142
2.2.3.2. Android .....	142
2.2.3.3. Non OS .....	142
2.3. Porting to Target System .....	143
2.3.1. Identifying Build Tool( c - compiler ) .....	143
2.3.2. Porting VDI .....	143
2.3.2.1. Creating a New VDI Folder .....	143
2.3.2.2. vdi Function Prototype .....	143
2.3.2.3. Implementation of vdi.c .....	144
2.3.2.4. Implementation of vdi_osal.c .....	145
2.3.3. Configuration of VPU .....	145
2.3.3.1. VPUAPI/vpuconfig.h .....	145
2.3.4. Porting Device Driver .....	146
2.3.4.1. IO Control Codes .....	146
2.3.4.2. Device Driver Configuration .....	147
2.4. Verification .....	147

## Chapter 3.

### HOW TO CONTROL VPU

3.1. VPU Initialization .....	148
3.1.1. Version Check of VPU hardware and Firmware .....	150
3.1.2. Data Buffer Management .....	150
3.1.3. Bitstream Buffer Management .....	151
3.1.3.1. Allocation of Bitstream Buffer .....	151
3.1.3.2. Pointers for Reading Bitstream Buffer (Encoder) .....	151
3.1.3.3. Pointers for Bitstream Pumping Operation (Decoder).....	151
3.1.3.4. Bitstream Handling Modes (Decoder) .....	152
3.1.3.4.1. Interrupt Mode .....	152
3.1.3.4.2. PicEnd Mode .....	153
3.1.3.5. Considering Multiple Instances .....	153
3.1.4. Interrupt Signaling Management .....	154
3.2. Decoder Control .....	154
3.2.1. Overall Decoder Sequence .....	154
3.2.2. Creating a Decoder Instance .....	156
3.2.3. Configuring VPU for Decoder Instance .....	156
3.2.3.1. Feeding Bitstream into Bitstream Buffer .....	156
3.2.3.2. Sequence Initialization .....	156
3.2.3.3. Registering Frame Buffers .....	157
3.2.4. Running Picture Decode on VPU .....	158
3.2.4.1. Initiating Picture Decode .....	158
3.2.4.2. Decoder Stream Handling .....	158
3.2.4.3. Completion of Picture Decoding .....	159
3.2.4.4. Querying Decode Result .....	159
3.2.4.5. Management of Displayed Buffers .....	163
3.2.5. Terminating a Decoder Instance .....	163
3.3. Other VPU Controls .....	164
3.3.1. Multiple Instances .....	164

	3.3.1.1. Example of Running Instances .....	164
	3.3.1.2. Memory size for One Instance .....	166
	3.3.2. Sequence Change .....	166
<b>Appendix A.</b>	<b>FRAME RATE INFORMATION</b>	
	A.1. HEVC and AVC .....	168
	A.1.1. Frame Rate Denominator .....	168
	A.1.2. Frame Rate Numerator .....	168
<b>Appendix B.</b>	<b>ERROR DEFINITION</b>	
	B.1. System Error .....	169
	B.2. Decode Error and Warning .....	171
	B.2.1. HEVC Error Information .....	173
	B.2.2. AVC Error Information .....	177
<b>Appendix C.</b>	<b>POWER MANAGEMENT</b>	
	C.1. Introduction .....	179
	C.2. At Power Down .....	179
	C.3. At Power Up .....	179
	C.4. VPU_SleepWake() in VPUAPI .....	180
	C.5. Implementation with OS .....	180

# List of Figures

1.1. Exchanging Command/Response between Host and VPU .....	5
1.2. Host Interface Memory Map .....	7
1.3. VPU's Internal Elastic Pipelines in Command Queue Architecture .....	9
2.1. SW control model of VPU from host application .....	136
2.2. API Reference Software Architecture .....	137
2.3. Source Tree of VPU API Reference Software .....	138
2.4. Application Layer .....	139
2.5. VPU API Layer .....	140
2.6. VDI Layer .....	141
3.1. Decoder Control Flow with APIs .....	155
3.2. Mapping of Linear framebuffer and Compressed framebuffer when WTL enabled .....	161
3.3. indexFrameDisplay of -3 .....	162
3.4. indexFrameDecoded of -1 without clearing Display Flag .....	162
3.5. Clearing Display Flag .....	163
3.6. Example Flow of Operating Two Instances .....	165
3.7. Flow Diagram of Sequence Change .....	167

# List of Tables

1.1. APB Offsets for VPU .....	6
1.2. Command Sets .....	10
1.3. Command Classification by Command Queue .....	10
1.4. Summary of Control Registers .....	13
1.5. Register summary .....	14
1.6. INIT_VPU Parameter Registers .....	14
1.7. WAKEUP_VPU Parameter Registers .....	15
1.8. Register summary .....	15
1.9. Register summary .....	15
1.10. Register summary .....	16
1.11. DEC_PIC Parameter Registers .....	17
1.12. Register summary .....	18
1.13. Register summary .....	18
1.14. Register summary .....	19
1.15. Register summary .....	19
1.16. Register summary .....	20
1.17. VPU_PO_CONF Bit Assignment .....	21
1.18. VPU_PO_CONF Field Description .....	21
1.19. VCPU_CUR_PC Bit Assignment .....	21
1.20. VCPU_CUR_PC Field Description .....	21
1.21. VCPU_CUR_LR Bit Assignment .....	22
1.22. VCPU_CUR_LR Field Description .....	22
1.23. VPU_PDBG_STEP_MASK Bit Assignment .....	22
1.24. VPU_PDBG_STEP_MASK Field Description .....	22
1.25. VPU_PDBG_CTRL Bit Assignment .....	22
1.26. VPU_PDBG_CTRL Field Description .....	22
1.27. VPU_PDBG_IDX_REG Bit Assignment .....	23
1.28. VPU_PDBG_IDX_REG Field Description .....	23
1.29. VPU_PDBG_WDATA_REG Bit Assignment .....	23
1.30. VPU_PDBG_WDATA_REG Field Description .....	24
1.31. VPU_PDBG_RDATA_REG Bit Assignment .....	24
1.32. VPU_PDBG_RDATA_REG Field Description .....	24
1.33. VPU_FIO_CTRL_ADDR Bit Assignment .....	24
1.34. VPU_FIO_CTRL_ADDR Field Description .....	25
1.35. VPU_FIO_DATA Bit Assignment .....	25
1.36. VPU_FIO_DATA Field Description .....	25
1.37. VPU_VINT_REASON_USR Bit Assignment .....	25
1.38. VPU_VINT_REASON_USR Field Description .....	26
1.39. VPU_VINT_REASON_CLR Bit Assignment .....	26
1.40. VPU_VINT_REASON_CLR Field Description .....	27
1.41. VPU_HOST_INT_REQ Bit Assignment .....	27
1.42. VPU_HOST_INT_REQ Field Description .....	27
1.43. VPU_VINT_CLEAR Bit Assignment .....	28
1.44. VPU_VINT_CLEAR Field Description .....	28
1.45. VPU_HINT_CLEAR Bit Assignment .....	28
1.46. VPU_HINT_CLEAR Field Description .....	28
1.47. VPU_VPU_INT_STS Bit Assignment .....	28
1.48. VPU_VPU_INT_STS Field Description .....	29
1.49. VPU_VINT_ENABLE Bit Assignment .....	29
1.50. VPU_VINT_ENABLE Field Description .....	29

1.51. VPU_VINT_REASON Bit Assignment .....	30
1.52. VPU_VINT_REASON Field Description .....	30
1.53. VPU_RESET_REQ Bit Assignment .....	30
1.54. VPU_RESET_REQ Field Description .....	31
1.55. VPU_RESET_STATUS Bit Assignment .....	31
1.56. VPU_RESET_STATUS Field Description .....	31
1.57. VCPU_RESTART Bit Assignment .....	32
1.58. VCPU_RESTART Field Description .....	32
1.59. VPU_CLK_MASK Bit Assignment .....	32
1.60. VPU_CLK_MASK Field Description .....	32
1.61. VPU_REMAP_CTRL Bit Assignment .....	33
1.62. VPU_REMAP_CTRL Field Description .....	33
1.63. VPU_REMAP_VADDR Bit Assignment .....	34
1.64. VPU_REMAP_VADDR Field Description .....	34
1.65. VPU_REMAP_PADDR Bit Assignment .....	34
1.66. VPU_REMAP_PADDR Field Description .....	35
1.67. VPU_REMAP_CORE_START Bit Assignment .....	35
1.68. VPU_REMAP_CORE_START Field Description .....	35
1.69. VPU_BUSY_STATUS Bit Assignment .....	35
1.70. VPU_BUSY_STATUS Field Description .....	35
1.71. VPU_HALT_STATUS Bit Assignment .....	36
1.72. VPU_HALT_STATUS Field Description .....	36
1.73. VPU_VCPU_STATUS Bit Assignment .....	36
1.74. VPU_VCPU_STATUS Field Description .....	36
1.75. RSVD Bit Assignment .....	37
1.76. RSVD Field Description .....	37
1.77. RET_FIO_STATUS Bit Assignment .....	37
1.78. RET_FIO_STATUS Field Description .....	37
1.79. RET_PRODUCT_NAME Bit Assignment .....	37
1.80. RET_PRODUCT_NAME Field Description .....	37
1.81. RET_PRODUCT_VERSION Bit Assignment .....	38
1.82. RET_PRODUCT_VERSION Field Description .....	38
1.83. RET_VCPU_CONFIG0 Bit Assignment .....	38
1.84. RET_VCPU_CONFIG0 Field Description .....	38
1.85. RET_VCPU_CONFIG1 Bit Assignment .....	38
1.86. RET_VCPU_CONFIG1 Field Description .....	39
1.87. RET_CODEC_STD Bit Assignment .....	39
1.88. RET_CODEC_STD Field Description .....	39
1.89. RET_CONF_DATE Bit Assignment .....	39
1.90. RET_CONF_DATE Field Description .....	39
1.91. RET_CONF_REVISION Bit Assignment .....	39
1.92. RET_CONF_REVISION Field Description .....	40
1.93. RET_CONF_TYPE Bit Assignment .....	40
1.94. RET_CONF_TYPE Field Description .....	40
1.95. RET_VCORE0_CFG Bit Assignment .....	40
1.96. RET_VCORE0_CFG Field Description .....	40
1.97. RET_VCORE1_CFG Bit Assignment .....	41
1.98. RET_VCORE1_CFG Field Description .....	41
1.99. RET_VCORE2_CFG Bit Assignment .....	41
1.100. RET_VCORE2_CFG Field Description .....	41
1.101. RET_VCORE3_CFG Bit Assignment .....	41
1.102. RET_VCORE3_CFG Field Description .....	41
1.103. VPU_RET_VCORE_PRESET Bit Assignment .....	42
1.104. VPU_RET_VCORE_PRESET Field Description .....	42
1.105. COMMAND Bit Assignment .....	43



1.106. COMMAND Field Description .....	43
1.107. CMD_OPTION Bit Assignment .....	43
1.108. CMD_OPTION Field Description .....	43
1.109. RET_SUCCESS Bit Assignment .....	44
1.110. RET_SUCCESS Field Description .....	44
1.111. RET_FAIL_REASON Bit Assignment .....	44
1.112. RET_FAIL_REASON Field Description .....	44
1.113. CMD_INSTANCE_INFO Bit Assignment .....	44
1.114. CMD_INSTANCE_INFO Field Description .....	45
1.115. RET_QUEUE_STATUS Bit Assignment .....	45
1.116. RET_QUEUE_STATUS Field Description .....	45
1.117. RET_BS_EMPTY Bit Assignment .....	46
1.118. RET_BS_EMPTY Field Description .....	46
1.119. RET_QUEUED_CMD_DONE Bit Assignment .....	46
1.120. RET_QUEUED_CMD_DONE Field Description .....	46
1.121. RET_SRC_RELEASE Bit Assignment .....	47
1.122. RET_SRC_RELEASE Field Description .....	47
1.123. RET_PARSING_INSTANCE_INFO Bit Assignment .....	47
1.124. RET_PARSING_INSTANCE_INFO Field Description .....	48
1.125. RET_DECODING_INSTANCE_INFO Bit Assignment .....	48
1.126. RET_DECODING_INSTANCE_INFO Field Description .....	48
1.127. RET_ENCODING_INSTANCE_INFO Bit Assignment .....	48
1.128. RET_ENCODING_INSTANCE_INFO Field Description .....	48
1.129. RET_DONE_INSTANCE_INFO Bit Assignment .....	49
1.130. RET_DONE_INSTANCE_INFO Field Description .....	49
1.131. ADDR_CODE_BASE Bit Assignment .....	50
1.132. ADDR_CODE_BASE Field Description .....	50
1.133. CODE_SIZE Bit Assignment .....	50
1.134. CODE_SIZE Field Description .....	50
1.135. CODE_PARAM Bit Assignment .....	50
1.136. CODE_PARAM Field Description .....	51
1.137. CMD_INIT_ADDR_TEMP_BASE Bit Assignment .....	51
1.138. CMD_INIT_ADDR_TEMP_BASE Field Description .....	51
1.139. CMD_INIT_TEMP_SIZE Bit Assignment .....	51
1.140. CMD_INIT_TEMP_SIZE Field Description .....	52
1.141. CMD_INIT_ADDR_SEC_AXI Bit Assignment .....	52
1.142. CMD_INIT_ADDR_SEC_AXI Field Description .....	52
1.143. CMD_INIT_SEC_AXI_SIZE Bit Assignment .....	52
1.144. CMD_INIT_SEC_AXI_SIZE Field Description .....	52
1.145. CMD_INIT_HW_OPTION Bit Assignment .....	52
1.146. CMD_INIT_HW_OPTION Field Description .....	53
1.147. CMD_WAKEUP_SYSTEM_CLOCK Bit Assignment .....	53
1.148. CMD_WAKEUP_SYSTEM_CLOCK Field Description .....	53
1.149. CMD_WAKEUP_ADDR_CODE_BASE Bit Assignment .....	54
1.150. CMD_WAKEUP_ADDR_CODE_BASE Field Description .....	54
1.151. CMD_WAKEUP_CODE_SIZE Bit Assignment .....	54
1.152. CMD_WAKEUP_CODE_SIZE Field Description .....	54
1.153. CMD_WAKEUP_CODE_PARAM Bit Assignment .....	54
1.154. CMD_WAKEUP_CODE_PARAM Field Description .....	55
1.155. CMD_WAKEUP_ADDR_TEMP_BASE Bit Assignment .....	55
1.156. CMD_WAKEUP_ADDR_TEMP_BASE Field Description .....	55
1.157. CMD_WAKEUP_TEMP_SIZE Bit Assignment .....	55
1.158. CMD_WAKEUP_TEMP_SIZE Field Description .....	56
1.159. CMD_WAKEUP_ADDR_SEC_AXI Bit Assignment .....	56
1.160. CMD_WAKEUP_ADDR_SEC_AXI Field Description .....	56

1.161. CMD_WAKEUP_SEC_AXI_SIZE Bit Assignment .....	56
1.162. CMD_WAKEUP_SEC_AXI_SIZE Field Description .....	56
1.163. CMD_WAKEUP_HW_OPTION Bit Assignment .....	56
1.164. CMD_WAKEUP_HW_OPTION Field Description .....	57
1.165. CMD_WAKEUP_SYSTEM_CLOCK Bit Assignment .....	57
1.166. CMD_WAKEUP_SYSTEM_CLOCK Field Description .....	57
1.167. CMD_CREATE_INST_ADDR_WORK_BASE Bit Assignment .....	58
1.168. CMD_CREATE_INST_ADDR_WORK_BASE Field Description .....	58
1.169. CMD_CREATE_INST_WORK_SIZE Bit Assignment .....	58
1.170. CMD_CREATE_INST_WORK_SIZE Field Description .....	58
1.171. CMD_CREATE_INST_BS_START_ADDR Bit Assignment .....	58
1.172. CMD_CREATE_INST_BS_START_ADDR Field Description .....	59
1.173. CMD_CREATE_INST_BS_SIZE Bit Assignment .....	59
1.174. CMD_CREATE_INST_BS_SIZE Field Description .....	59
1.175. CMD_CREATE_INST_BS_PARAM Bit Assignment .....	59
1.176. CMD_CREATE_INST_BS_PARAM Field Description .....	59
1.177. CMD_CREATE_INST_NUM_CQ_DEPTH_M1 Bit Assignment .....	60
1.178. CMD_CREATE_INST_NUM_CQ_DEPTH_M1 Field Description .....	60
1.179. CMD_CREATE_INST_VCORE_INFO Bit Assignment .....	60
1.180. CMD_CREATE_INST_VCORE_INFO Field Description .....	60
1.181. CMD_INIT_SEQ_OPTION Bit Assignment .....	61
1.182. CMD_INIT_SEQ_OPTION Field Description .....	61
1.183. CMD_BS_RD_PTR Bit Assignment .....	61
1.184. CMD_BS_RD_PTR Field Description .....	61
1.185. CMD_BS_WR_PTR Bit Assignment .....	61
1.186. CMD_BS_WR_PTR Field Description .....	62
1.187. CMD_BS_OPTIONS Bit Assignment .....	62
1.188. CMD_BS_OPTIONS Field Description .....	62
1.189. CMD_SET_FB_OPTION Bit Assignment .....	64
1.190. CMD_SET_FB_OPTION Field Description .....	64
1.191. CMD_SET_FB_COMMON_PIC_INFO Bit Assignment .....	64
1.192. CMD_SET_FB_COMMON_PIC_INFO Field Description .....	65
1.193. CMD_SET_FB_PIC_SIZE Bit Assignment .....	66
1.194. CMD_SET_FB_PIC_SIZE Field Description .....	66
1.195. CMD_SET_FB_NUM Bit Assignment .....	66
1.196. CMD_SET_FB_NUM Field Description .....	67
1.197. CMD_SET_FB_ADDR_LUMA_BASE0 Bit Assignment .....	67
1.198. CMD_SET_FB_ADDR_LUMA_BASE0 Field Description .....	67
1.199. CMD_SET_FB_ADDR_CB_BASE0 Bit Assignment .....	67
1.200. CMD_SET_FB_ADDR_CB_BASE0 Field Description .....	68
1.201. CMD_SET_FB_ADDR_CR_BASE0 Bit Assignment .....	68
1.202. CMD_SET_FB_ADDR_CR_BASE0 Field Description .....	68
1.203. CMD_SET_FB_ADDR_FBC_Y_OFFSET0 Bit Assignment .....	68
1.204. CMD_SET_FB_ADDR_FBC_Y_OFFSET0 Field Description .....	68
1.205. CMD_SET_FB_ADDR_FBC_C_OFFSET0 Bit Assignment .....	69
1.206. CMD_SET_FB_ADDR_FBC_C_OFFSET0 Field Description .....	69
1.207. CMD_SET_FB_ADDR_LUMA_BASE1 Bit Assignment .....	69
1.208. CMD_SET_FB_ADDR_LUMA_BASE1 Field Description .....	69
1.209. CMD_SET_FB_ADDR_CB_BASE1 Bit Assignment .....	70
1.210. CMD_SET_FB_ADDR_CB_BASE1 Field Description .....	70
1.211. CMD_SET_FB_ADDR_CR_BASE1 Bit Assignment .....	70
1.212. CMD_SET_FB_ADDR_CR_BASE1 Field Description .....	70
1.213. CMD_SET_FB_ADDR_FBC_Y_OFFSET1 Bit Assignment .....	70
1.214. CMD_SET_FB_ADDR_FBC_Y_OFFSET1 Field Description .....	71
1.215. CMD_SET_FB_ADDR_FBC_C_OFFSET1 Bit Assignment .....	71

1.216. CMD_SET_FB_ADDR_FBC_C_OFFSET1 Field Description .....	71
1.217. CMD_SET_FB_ADDR_LUMA_BASE2 Bit Assignment .....	71
1.218. CMD_SET_FB_ADDR_LUMA_BASE2 Field Description .....	71
1.219. CMD_SET_FB_ADDR_CB_BASE2 Bit Assignment .....	72
1.220. CMD_SET_FB_ADDR_CB_BASE2 Field Description .....	72
1.221. CMD_SET_FB_ADDR_CR_BASE2 Bit Assignment .....	72
1.222. CMD_SET_FB_ADDR_CR_BASE2 Field Description .....	72
1.223. CMD_SET_FB_ADDR_FBC_C_OFFSET2 Bit Assignment .....	72
1.224. CMD_SET_FB_ADDR_FBC_C_OFFSET2 Field Description .....	73
1.225. CMD_SET_FB_ADDR_LUMA_BASE3 Bit Assignment .....	73
1.226. CMD_SET_FB_ADDR_LUMA_BASE3 Field Description .....	73
1.227. CMD_SET_FB_ADDR_CB_BASE3 Bit Assignment .....	73
1.228. CMD_SET_FB_ADDR_CB_BASE3 Field Description .....	73
1.229. CMD_SET_FB_ADDR_CR_BASE3 Bit Assignment .....	74
1.230. CMD_SET_FB_ADDR_CR_BASE3 Field Description .....	74
1.231. CMD_SET_FB_ADDR_FBC_Y_OFFSET3 Bit Assignment .....	74
1.232. CMD_SET_FB_ADDR_FBC_Y_OFFSET3 Field Description .....	74
1.233. CMD_SET_FB_ADDR_FBC_C_OFFSET3 Bit Assignment .....	75
1.234. CMD_SET_FB_ADDR_FBC_C_OFFSET3 Field Description .....	75
1.235. CMD_SET_FB_ADDR_LUMA_BASE4 Bit Assignment .....	75
1.236. CMD_SET_FB_ADDR_LUMA_BASE4 Field Description .....	75
1.237. CMD_SET_FB_ADDR_CB_BASE4 Bit Assignment .....	75
1.238. CMD_SET_FB_ADDR_CB_BASE4 Field Description .....	76
1.239. CMD_SET_FB_ADDR_CR_BASE4 Bit Assignment .....	76
1.240. CMD_SET_FB_ADDR_CR_BASE4 Field Description .....	76
1.241. CMD_SET_FB_ADDR_FBC_Y_OFFSET4 Bit Assignment .....	76
1.242. CMD_SET_FB_ADDR_FBC_Y_OFFSET4 Field Description .....	77
1.243. CMD_SET_FB_ADDR_FBC_C_OFFSET4 Bit Assignment .....	77
1.244. CMD_SET_FB_ADDR_FBC_C_OFFSET4 Field Description .....	77
1.245. CMD_SET_FB_ADDR_LUMA_BASE5 Bit Assignment .....	77
1.246. CMD_SET_FB_ADDR_LUMA_BASE5 Field Description .....	78
1.247. CMD_SET_FB_ADDR_CB_BASE5 Bit Assignment .....	78
1.248. CMD_SET_FB_ADDR_CB_BASE5 Field Description .....	78
1.249. CMD_SET_FB_ADDR_CR_BASE5 Bit Assignment .....	78
1.250. CMD_SET_FB_ADDR_CR_BASE5 Field Description .....	79
1.251. CMD_SET_FB_ADDR_FBC_Y_OFFSET5 Bit Assignment .....	79
1.252. CMD_SET_FB_ADDR_FBC_Y_OFFSET5 Field Description .....	79
1.253. CMD_SET_FB_ADDR_FBC_C_OFFSET5 Bit Assignment .....	79
1.254. CMD_SET_FB_ADDR_FBC_C_OFFSET5 Field Description .....	80
1.255. CMD_SET_FB_ADDR_LUMA_BASE6 Bit Assignment .....	80
1.256. CMD_SET_FB_ADDR_LUMA_BASE6 Field Description .....	80
1.257. CMD_SET_FB_ADDR_CB_BASE6 Bit Assignment .....	80
1.258. CMD_SET_FB_ADDR_CB_BASE6 Field Description .....	81
1.259. CMD_SET_FB_ADDR_CR_BASE6 Bit Assignment .....	81
1.260. CMD_SET_FB_ADDR_CR_BASE6 Field Description .....	81
1.261. CMD_SET_FB_ADDR_FBC_Y_OFFSET6 Bit Assignment .....	81
1.262. CMD_SET_FB_ADDR_FBC_Y_OFFSET6 Field Description .....	82
1.263. CMD_SET_FB_ADDR_FBC_C_OFFSET6 Bit Assignment .....	82
1.264. CMD_SET_FB_ADDR_FBC_C_OFFSET6 Field Description .....	82
1.265. CMD_SET_FB_ADDR_LUMA_BASE7 Bit Assignment .....	82
1.266. CMD_SET_FB_ADDR_LUMA_BASE7 Field Description .....	83
1.267. CMD_SET_FB_ADDR_CB_BASE7 Bit Assignment .....	83
1.268. CMD_SET_FB_ADDR_CB_BASE7 Field Description .....	83
1.269. CMD_SET_FB_ADDR_CR_BASE7 Bit Assignment .....	83
1.270. CMD_SET_FB_ADDR_CR_BASE7 Field Description .....	84

1.271. CMD_SET_FB_ADDR_FBC_Y_OFFSET7 Bit Assignment .....	84
1.272. CMD_SET_FB_ADDR_FBC_Y_OFFSET7 Field Description .....	84
1.273. CMD_SET_FB_ADDR_FBC_C_OFFSET7 Bit Assignment .....	84
1.274. CMD_SET_FB_ADDR_FBC_C_OFFSET7 Field Description .....	85
1.275. CMD_SET_FB_ADDR_MV_COL0 Bit Assignment .....	85
1.276. CMD_SET_FB_ADDR_MV_COL0 Field Description .....	85
1.277. CMD_SET_FB_ADDR_MV_COL1 Bit Assignment .....	85
1.278. CMD_SET_FB_ADDR_MV_COL1 Field Description .....	85
1.279. CMD_SET_FB_ADDR_MV_COL2 Bit Assignment .....	86
1.280. CMD_SET_FB_ADDR_MV_COL2 Field Description .....	86
1.281. CMD_SET_FB_ADDR_MV_COL3 Bit Assignment .....	86
1.282. CMD_SET_FB_ADDR_MV_COL3 Field Description .....	86
1.283. CMD_SET_FB_ADDR_MV_COL4 Bit Assignment .....	86
1.284. CMD_SET_FB_ADDR_MV_COL4 Field Description .....	87
1.285. CMD_SET_FB_ADDR_MV_COL5 Bit Assignment .....	87
1.286. CMD_SET_FB_ADDR_MV_COL5 Field Description .....	87
1.287. CMD_SET_FB_ADDR_MV_COL6 Bit Assignment .....	87
1.288. CMD_SET_FB_ADDR_MV_COL6 Field Description .....	87
1.289. CMD_SET_FB_ADDR_MV_COL7 Bit Assignment .....	88
1.290. CMD_SET_FB_ADDR_MV_COL7 Field Description .....	88
1.291. CMD_SET_FB_ADDR_TASK_BUF Bit Assignment .....	88
1.292. CMD_SET_FB_ADDR_TASK_BUF Field Description .....	88
1.293. CMD_SET_FB_SIZE_TASK_BUF Bit Assignment .....	88
1.294. CMD_SET_FB_SIZE_TASK_BUF Field Description .....	89
1.295. CMD_DEC_PIC_OPTION Bit Assignment .....	90
1.296. CMD_DEC_PIC_OPTION Field Description .....	90
1.297. CMD_BS_RD_PTR Bit Assignment .....	90
1.298. CMD_BS_RD_PTR Field Description .....	90
1.299. CMD_BS_WR_PTR Bit Assignment .....	91
1.300. CMD_BS_WR_PTR Field Description .....	91
1.301. CMD_BS_OPTIONS Bit Assignment .....	91
1.302. CMD_BS_OPTIONS Field Description .....	91
1.303. RESERVED Bit Assignment .....	92
1.304. RESERVED Field Description .....	92
1.305. CMD_SEQ_CHANGE_ENABLE_FLAG Bit Assignment .....	93
1.306. CMD_SEQ_CHANGE_ENABLE_FLAG Field Description .....	93
1.307. CMD_DEC_SEI_MASK Bit Assignment .....	93
1.308. CMD_DEC_SEI_MASK Field Description .....	94
1.309. CMD_DEC_TEMPORAL_ID_PLUS1 Bit Assignment .....	97
1.310. CMD_DEC_TEMPORAL_ID_PLUS1 Field Description .....	97
1.311. CMD_DEC_FORCE_FB_LATENCY_PLUS1 Bit Assignment .....	98
1.312. CMD_DEC_FORCE_FB_LATENCY_PLUS1 Field Description .....	98
1.313. CMD_DEC_USE_SEC_AXI Bit Assignment .....	98
1.314. CMD_DEC_USE_SEC_AXI Field Description .....	99
1.315. CMD_DEC_SCALE_SIZE Bit Assignment .....	99
1.316. CMD_DEC_SCALE_SIZE Field Description .....	99
1.317. CMD_DEC_ADDR_LINEAR_Y Bit Assignment .....	100
1.318. CMD_DEC_ADDR_LINEAR_Y Field Description .....	100
1.319. CMD_DEC_ADDR_LINEAR_CB Bit Assignment .....	100
1.320. CMD_DEC_ADDR_LINEAR_CB Field Description .....	100
1.321. CMD_DEC_ADDR_LINEAR_CR Bit Assignment .....	100
1.322. CMD_DEC_ADDR_LINEAR_CR Field Description .....	101
1.323. CMD_DEC_LINEAR_STRIDE Bit Assignment .....	101
1.324. CMD_DEC_LINEAR_STRIDE Field Description .....	101
1.325. CMD_DEC_VCORE_INFO Bit Assignment .....	101

1.326. CMD_DEC_VCORE_INFO Field Description .....	101
1.327. CMD_QUERY_OPTION Bit Assignment .....	103
1.328. CMD_QUERY_OPTION Field Description .....	103
1.329. RET_QUERY_FW_VERSION Bit Assignment .....	103
1.330. RET_QUERY_FW_VERSION Field Description .....	103
1.331. RET_QUERY_PRODUCT_NAME Bit Assignment .....	103
1.332. RET_QUERY_PRODUCT_NAME Field Description .....	104
1.333. RET_QUERY_PRODUCT_VERSION Bit Assignment .....	104
1.334. RET_QUERY_PRODUCT_VERSION Field Description .....	104
1.335. RET_QUERY_STD_DEF0 Bit Assignment .....	104
1.336. RET_QUERY_STD_DEF0 Field Description .....	105
1.337. RET_QUERY_STD_DEF1 Bit Assignment .....	105
1.338. RET_QUERY_STD_DEF1 Field Description .....	105
1.339. RET_QUERY_CONF_FEATURE Bit Assignment .....	106
1.340. RET_QUERY_CONF_FEATURE Field Description .....	106
1.341. RET_QUERY_CONF_DATE Bit Assignment .....	106
1.342. RET_QUERY_CONF_DATE Field Description .....	106
1.343. RET_QUERY_CONF_REVISION Bit Assignment .....	106
1.344. RET_QUERY_CONF_REVISION Field Description .....	107
1.345. RET_QUERY_CONF_TYPE Bit Assignment .....	107
1.346. RET_QUERY_CONF_TYPE Field Description .....	107
1.347. RET_QUERY_PRODUCT_ID Bit Assignment .....	107
1.348. RET_QUERY_PRODUCT_ID Field Description .....	107
1.349. RET_QUERY_CUSTOMER_ID Bit Assignment .....	107
1.350. RET_QUERY_CUSTOMER_ID Field Description .....	107
1.351. CMD_QUERY_OPTION Bit Assignment .....	109
1.352. CMD_QUERY_OPTION Field Description .....	109
1.353. CMD_DEC_ADDR_USERDATA_BASE Bit Assignment .....	109
1.354. CMD_DEC_ADDR_USERDATA_BASE Field Description .....	110
1.355. CMD_DEC_USERDATA_SIZE Bit Assignment .....	110
1.356. CMD_DEC_USERDATA_SIZE Field Description .....	110
1.357. CMD_DEC_USERDATA_PARAM Bit Assignment .....	110
1.358. CMD_DEC_USERDATA_PARAM Field Description .....	111
1.359. RET_QUERY_DEC_BS_RD_PTR Bit Assignment .....	111
1.360. RET_QUERY_DEC_BS_RD_PTR Field Description .....	111
1.361. RET_QUERY_DEC_SEQ_PARAM Bit Assignment .....	111
1.362. RET_QUERY_DEC_SEQ_PARAM Field Description .....	111
1.363. RET_QUERY_DEC_COLOR_SAMPLE_INFO Bit Assignment .....	112
1.364. RET_QUERY_DEC_COLOR_SAMPLE_INFO Field Description .....	112
1.365. RET_QUERY_DEC_ASPECT_RATIO Bit Assignment .....	113
1.366. RET_QUERY_DEC_ASPECT_RATIO Field Description .....	113
1.367. RET_QUERY_DEC_BIT_RATE Bit Assignment .....	113
1.368. RET_QUERY_DEC_BIT_RATE Field Description .....	113
1.369. RET_QUERY_DEC_FRAME_RATE_NR Bit Assignment .....	114
1.370. RET_QUERY_DEC_FRAME_RATE_NR Field Description .....	114
1.371. RET_QUERY_DEC_FRAME_RATE_DR Bit Assignment .....	114
1.372. RET_QUERY_DEC_FRAME_RATE_DR Field Description .....	114
1.373. RET_QUERY_DEC_NUM_REQUIRED_FB Bit Assignment .....	114
1.374. RET_QUERY_DEC_NUM_REQUIRED_FB Field Description .....	115
1.375. RET_QUERY_DEC_NUM_REORDER_DELAY Bit Assignment .....	115
1.376. RET_QUERY_DEC_NUM_REORDER_DELAY Field Description .....	115
1.377. RET_QUERY_DEC_SUB_LAYER_INFO Bit Assignment .....	115
1.378. RET_QUERY_DEC_SUB_LAYER_INFO Field Description .....	116
1.379. RET_QUERY_DEC_NOTIFICATION Bit Assignment .....	116
1.380. RET_QUERY_DEC_NOTIFICATION Field Description .....	116



1.381. RET_QUERY_DEC_USERDATA_IDC Bit Assignment .....	117
1.382. RET_QUERY_DEC_USERDATA_IDC Field Description .....	117
1.383. RET_QUERY_DEC_PIC_SIZE Bit Assignment .....	118
1.384. RET_QUERY_DEC_PIC_SIZE Field Description .....	118
1.385. RET_QUERY_DEC_CROP_TOP_BOTTOM Bit Assignment .....	118
1.386. RET_QUERY_DEC_CROP_TOP_BOTTOM Field Description .....	118
1.387. RET_QUERY_DEC_CROP_LEFT_RIGHT Bit Assignment .....	119
1.388. RET_QUERY_DEC_CROP_LEFT_RIGHT Field Description .....	119
1.389. RET_QUERY_DEC_AU_START_POS Bit Assignment .....	119
1.390. RET_QUERY_DEC_AU_START_POS Field Description .....	120
1.391. RET_QUERY_DEC_AU_END_POS Bit Assignment .....	120
1.392. RET_QUERY_DEC_AU_END_POS Field Description .....	120
1.393. RET_QUERY_DEC_PIC_TYPE Bit Assignment .....	120
1.394. RET_QUERY_DEC_PIC_TYPE Field Description .....	120
1.395. RET_QUERY_DEC_PIC_POC Bit Assignment .....	121
1.396. RET_QUERY_DEC_PIC_POC Field Description .....	121
1.397. RET_QUERY_DEC_RECOVERY_POINT Bit Assignment .....	121
1.398. RET_QUERY_DEC_RECOVERY_POINT Field Description .....	121
1.399. RET_QUERY_DEC_DEBUG_INDEX Bit Assignment .....	122
1.400. RET_QUERY_DEC_DEBUG_INDEX Field Description .....	122
1.401. RET_QUERY_DEC_DECODED_INDEX Bit Assignment .....	122
1.402. RET_QUERY_DEC_DECODED_INDEX Field Description .....	122
1.403. RET_QUERY_DEC_DISPLAY_INDEX Bit Assignment .....	122
1.404. RET_QUERY_DEC_DISPLAY_INDEX Field Description .....	123
1.405. RET_QUERY_DEC_REALLOC_INDEX Bit Assignment .....	123
1.406. RET_QUERY_DEC_REALLOC_INDEX Field Description .....	123
1.407. RET_QUERY_DEC_DISP_IDC Bit Assignment .....	123
1.408. RET_QUERY_DEC_DISP_IDC Field Description .....	123
1.409. RET_QUERY_DEC_NUM_ERR_CTB Bit Assignment .....	124
1.410. RET_QUERY_DEC_NUM_ERR_CTB Field Description .....	124
1.411. RET_QUERY_DEC_FRAME_NUM Bit Assignment .....	124
1.412. RET_QUERY_DEC_FRAME_NUM Field Description .....	124
1.413. RET_QUERY_LINEAR_Y_BASE Bit Assignment .....	124
1.414. RET_QUERY_LINEAR_Y_BASE Field Description .....	125
1.415. RET_QUERY_LINEAR_CB_BASE Bit Assignment .....	125
1.416. RET_QUERY_LINEAR_CB_BASE Field Description .....	125
1.417. RET_QUERY_LINEAR_CR_BASE Bit Assignment .....	125
1.418. RET_QUERY_LINEAR_CR_BASE Field Description .....	125
1.419. RET_QUERY_INPLACE_Y_BASE Bit Assignment .....	125
1.420. RET_QUERY_INPLACE_Y_BASE Field Description .....	126
1.421. RET_QUERY_INPLACE_C_BASE Bit Assignment .....	126
1.422. RET_QUERY_INPLACE_C_BASE Field Description .....	126
1.423. RET_QUERY_CORE_IDC Bit Assignment .....	126
1.424. RET_QUERY_CORE_IDC Field Description .....	126
1.425. RET_QUERY_HOST_CMD_TICK Bit Assignment .....	127
1.426. RET_QUERY_HOST_CMD_TICK Field Description .....	127
1.427. RET_QUERY_DEC_SEEK_START_TICK Bit Assignment .....	127
1.428. RET_QUERY_DEC_SEEK_START_TICK Field Description .....	127
1.429. RET_QUERY_DEC_SEEK_END_TICK Bit Assignment .....	127
1.430. RET_QUERY_DEC_SEEK_END_TICK Field Description .....	128
1.431. RET_QUERY_DEC_PARSING_START_TICK Bit Assignment .....	128
1.432. RET_QUERY_DEC_PARSING_START_TICK Field Description .....	128
1.433. RET_QUERY_DEC_PARSING_END_TICK Bit Assignment .....	128
1.434. RET_QUERY_DEC_PARSING_END_TICK Field Description .....	128
1.435. RET_QUERY_DEC_DECODING_START_TICK Bit Assignment .....	128

1.436. RET_QUERY_DEC_DECODING_START_TICK Field Description .....	129
1.437. RET_QUERY_DEC_DECODING_END_TICK Bit Assignment .....	129
1.438. RET_QUERY_DEC_DECODING_END_TICK Field Description .....	129
1.439. RET_QUERY_DEC_WARN_INFO Bit Assignment .....	129
1.440. RET_QUERY_DEC_WARN_INFO Field Description .....	129
1.441. RET_QUERY_DEC_ERR_INFO Bit Assignment .....	129
1.442. RET_QUERY_DEC_ERR_INFO Field Description .....	130
1.443. RET_QUERY_DEC_SUCCESS Bit Assignment .....	130
1.444. RET_QUERY_DEC_SUCCESS Field Description .....	130
1.445. CMD_QUERY_OPTION Bit Assignment .....	131
1.446. CMD_QUERY_OPTION Field Description .....	131
1.447. CMD_QUERY_DEC_SET_DISP_IDC Bit Assignment .....	131
1.448. CMD_QUERY_DEC_SET_DISP_IDC Field Description .....	131
1.449. CMD_QUERY_DEC_CLR_DISP_IDC Bit Assignment .....	132
1.450. CMD_QUERY_DEC_CLR_DISP_IDC Field Description .....	132
1.451. RET_QUERY_DEC_DISP_IDC Bit Assignment .....	132
1.452. RET_QUERY_DEC_DISP_IDC Field Description .....	132
1.453. CMD_QUERY_OPTION Bit Assignment .....	133
1.454. CMD_QUERY_OPTION Field Description .....	133
1.455. RET_QUERY_ENC_BS_RD_PTR Bit Assignment .....	133
1.456. RET_QUERY_ENC_BS_RD_PTR Field Description .....	134
1.457. CMD_BS_WR_PTR Bit Assignment .....	135
1.458. CMD_BS_WR_PTR Field Description .....	135
1.459. CMD_BS_OPTIONS Bit Assignment .....	135
1.460. CMD_BS_OPTIONS Field Description .....	135
3.1. Decoding Result with indexFrameDecoded and indexFrameDisplay .....	162
B.1. Description of RET_FAIL_REASON .....	169
B.2. HEVC decode error on RET_QUERY_DEC_ERR_INFO .....	173
B.3. HEVC decode warning on RET_QUERY_DEC_WARN_INFO .....	175
B.4. AVC decode error on RET_QUERY_DEC_ERR_INFO .....	177
B.5. AVC decode warning on RET_QUERY_DEC_WARN_INFO .....	178

# List of Examples

2.1. config.h ..... 143

2.2. vdi.h ..... 143

C.1. Power Management Example Code in Linux Device Driver ..... 180



# Preface

This preface introduces the WAVE511 Programmer's Guide and its reference documentation. It contains the following sections:

- [Section 1, “About This Document”](#)
- [Section 2, “Further reading”](#)

## 1. About This Document

This document is the programmer's guide for WAVE511 HEVC and AVC Decoder IP .

### 1.1. Intended audience

This document has been written for experienced hardware and software engineers who want to implement host applications by using the host interface registers.

### 1.2. Scope

This document mainly describes host interface registers that are used for communication between a host and the VPU(Video Processing Unit) such as host commands, VPU response, or temporal command arguments. It also covers interrupt and video operating control flow, and sample application codes using API functions.

### 1.3. Typographical conventions

The following typographical conventions are used in this document:

<b>bold</b>	Highlights signal names within text, and interface elements such as menu names. May also be used for emphasis in descriptive lists where appropriate.
<i>italic</i>	Highlights cross-references in blue, file names, and citations.
<code>typewriter</code>	Denotes example source codes and dumped character or text, data types, function, register, and flag names.

## 2. Further reading

This section lists documents which are related to this product.

### 2.1. Other documents

- *WAVE511 Datasheet*
- *WAVE511 Verification Guide*
- *WAVE511 API Reference Manual*

# Glossary

ACLK	Clock source for AXI bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
API	Application Programming Interface
AUD	Access Unit Delimiter
AVI	Audio Video Interleave, known by its acronym AVI, is a multimedia container format introduced by Microsoft
AXI	Advanced eXtensible Interface. The ARM open standard for high-performance
BCLK	Clock source for V-CPU and BPU in V-CORE
BIT Processor	The name of C&M proprietary 16-bit DSP processor, dedicated to processing bitstream and controlling the video hardware blocks. Sometimes it is called just BIT in the document.
BPU	BIT Processor Unit
BW	Bandwidth
BWB	It stands for Burst Write Back. BWB is a hardware module that collects write data and send 8 bursts of data to the external memory. It aims to increase bus efficiency by reducing a lot of short burst accesses that happen from VPU due to the nature of CTU-based processing.
WTL	It represents Write To Linear. It is an optional hardware module that allows a reconstructed output to be written in linear frame as well as in compressed frame (if WTL is disabled, VPU only writes compressed frame for less bandwidth). WTL writes linear frame data by using the BWB module.
CABAC	Context-based Adaptive Binary Arithmetic Code
CBR	Constant Bit Rate
CCLK	Clock source for VCE in V-CORE
CFG	ConFiGuration with the cfg file extension
CIR	Committed Information Rate
CMD	Abbreviation for command. Commands are issued to VPU by Host processor through APB interface protocol.
C&M	Chips&Media
CODEC	COder DECoder for converting between analog and digital audio signals.
CTB	Coding Tree Block
CTU	Coding Tree Unit

CPB	Coded Picture Buffer, also known as Bitstream Buffer
DPB	Decoded Picture Buffer, also known as Frame Buffer
DSP	Digital Signal Processing
EVB	Evaluation
FBC	Frame Buffer Compressor hardware block
FBD	Frame Buffer Decompressor hardware block
FHD	Full High Definition (1080p; 1920x1080)
FIO	Fast IO, the internal bus interface for V-CPU
F/W	Firmware
GDI	General DMA Interface
GOB	Group of Blocks
GOP	Group of Picture
HD	High Definition (larger than SD size, in general 1280x720)
HEC	Header Extension Code
HEVC	High Efficiency Video Coding
HP	High Profile
HPI	Host Port Interface
IDR	Instantaneous Decoding Refresh
IP	Intellectual Property. It stands for the Chips&Media's video IP in this document.
ISO/IEC	ISO, the International Organization for Standardization, and IEC, the International Electrotechnical Commission
IRQ	Interrupt ReQuest
ISR	Interrupt Service Routine
ITU-T	International Telecommunication Union - Telecommunication Sector
KB	Kilo Byte
LSB	Least Significant Bit
MC	Motion Compensation
ME	Motion Estimation
MIPS	Millions of Instructions Per Second
MMF	MultiMedia Framework
MP	Main Profile

MPEG	Moving Picture Experts Group
MSB	Most Significant Bit
MV	Motion Vector
MVP	Motion Vector Predictor
NAL	Network Abstraction Layer
NB	Neighbor Block
PMV	Predicted Motion Vector
POC	Picture Order Count
PRP	The name of hardware unit for Pre-Processing
PPS	Picture Parameter Set
PU	Prediction Unit
QP	Quantization Parameter
RBSP	Raw Byte Sequence Payload
RDO	Rate Distortion Optimization
RS	Redundant Slice
RTP	Real-time Transfer Protocol
RESP	Abbreviation for response. Responses are written to indicate the operation result or status of VPU through APB interface protocol
SEI	Supplement Enhancement Information
SEQ	Sequence
SoC	System on Chip
SPS	Sequence Parameter Set
SSD	Sum of Squared Difference
UD	Ultra Definition (larger than FHD size)
4K UHD	4K Ultra High Definition (3840x2160)
8K UHD	8K Ultra High Definition (7680x3420)
VBR	Variable Bit Rate
VBV	Video Buffer Verifier
VCL	Video Coding Layer
VDI	VPU Device Driver Interface
VLC	Variable Length Code

VLD	Variable Length Decoder
VPU	Video Processing Unit. It stands for the Chips&Media's video IP in this document.
VPS	Video Parameter Set
VPUIAPI	VPU Application Programming Interface consisting of a set of functions and data structures that programmers can use to create encode/decode application or interact with VPU
V-CORE	Hardware codec implementation in VPU
V-CPU	32-bit Processor unit as top layer of VPU hierarchical architecture. It is responsible for parsing bitstream syntax from sequence to slice header unit, controlling the underlying video hardware blocks called V-CORE.

# Chapter 1

## HOST INTERFACE

### 1.1. VPU Control Scheme

This section presents general description of host interfaces that are provided for Host processor to control VPU(Video Processing Unit).

#### 1.1.1. Communication Models


VPU requires two types of interfaces to communicate with Host processor.

##### Dedicated register interface

VPU requires a dedicated path for exchanging messages and information with Host processor. VPU uses a set of host interface registers for receiving a command from Host processor or sending a response to Host processor. The host interface registers can be accessed via AMBA APB (Advanced Peripheral Bus).

##### Shared memory

VPU also uses certain memory regions on SDRAM for storing data that is shared with Host processor. This kind of dedicated memory can hold bitstream data, frame data, and auxiliary data which are accessible through AMBA AXI bus by both VPU and Host processor.



**Figure 1.1. Exchanging Command/Response between Host and VPU**

The host interface registers are classified into two groups: control registers and command registers.

- The control registers are mostly used to control VPU hardware and give the internal status or hardware information about VPU to Host processor.

- The command registers are used to issue commands and responses for video codec processing. Basically, VPU provides a set of pre-defined commands and their corresponding responses. L1 firmware, which runs on VPU, is designed for these given sets of commands and responses.

Host processor and VPU can access directly all bitstream data, frame data, and auxiliary data in SDRAM via AXI bus. The related information about all those data transfers are exchanged on host interface register via commands and responses. In order to do this, VPU provides a set of registers accessible from Host processor.

Generally, all of these transactions are one-directional transactions, which means one only writes data and the other only reads the written data on a single data buffer like stream buffer case to assure safe transactions between Host processor and VPU.

VPU works with the commands that are queued by Host processor. After completion of the job, VPU returns the result of the command or requires other information on the host interface register. VPU only can manage frame buffers associated with picture decoding.

Besides the frame buffer and stream buffer, VPU requires secured memory regions for video processing, which are called a Code Buffer, Work Buffer and Temporal Buffer. They are used for manipulation of firmware code, static data and temporal data respectively. These buffers are only accessible by VPU.

**Note** | There are restrictions on allocation of the buffer address. The base buffer addresses must be aligned in a 4KB unit. Also, 0xFFFFE0000 to 0xFFFFFFFF (based on 32-bit) area is mapped to FIO (VCPU internal bus), so Host processor must not use this area for the buffer addresses.

## 1.2. Host Interface Registers

### 1.2.1. Overview of Host Interface Registers

Host processor and VPU can exchange data on host interface registers that are memory-mapped through APB. The following table shows the range of APB offsets for access to VPU.

**Table 1.1. APB Offsets for VPU**

APB start	APB end	Region
0x0000	0x00FF	Host interface register - control registers
0x0100	0x01FF	Host interface register - command I/O registers
0x0200	0x0FFF	Reserved
0x1000	0x103C	Reserved
0x1040	0x1044	Host Interface Register - Product information registers

#### Control Registers

Host interface registers in this category (0x0000 to 0x00FF) are used to control VPU hardware or to show the VPU status. Host processor can use most of these registers for initializing VPU during booting process.

#### Command I/O Registers


Host interface registers in this category (0x0100 to 0x01FF) are overwritten or updated whenever a new command is given to VPU from Host processor. All the commands with input arguments and all the corresponding responses from VPU are delivered through these registers.

In fact, the command register region is shared for parameters of the commands. There are many predefined commands as described in [Section 1.2.2.3, “Host Commands”](#). Most of the commands have the same address of pa-

parameter registers in common. However, the same address of register might have a different meaning depending on the command type that has been issued by Host processor. For example, the base address + 0x0100 is always a run command register. The base address + 0x0134 can mean the base address of luma frame buffer for SET\_FB command, but it can also mean user defined display latency for DEC\_PIC command.

For information on the list of the command I/O registers, please see the [Section 1.2.3.2, “Summary of Command I/O registers”](#).

[Figure 1.2, “Host Interface Memory Map”](#) represents the APB connected memory map for host's access to VPU.



**Figure 1.2. Host Interface Memory Map**

## 1.2.2. Command Interface Overview

Host processor can give any command to VPU by setting COMMAND register(0x100) and also can send an interrupt request to VPU for the command issued through VPU\_HOST\_INT\_REQ register(0x038). Before writing to host interface register, Host processor should check the ownership of host interface registers.

### 1.2.2.1. Ownership of Host Interface Registers

VPU\_BUSY\_STATUS(0x070) register indicates which side between VPU and Host processor has the ownership of access to host interface registers.

- 1 of VPU\_BUSY\_STATUS : VPU has the ownership for access to host interface registers.
- 0 of VPU\_BUSY\_STATUS : Host processor has the ownership for access to host interface registers.

Host processor must check the ownership through the VPU\_BUSY\_STATUS register prior to sending command and arguments. Host processor can send a command when VPU\_BUSY\_STATUS is 0.



After setting the command arguments, Host processor must set the VPU\_BUSY\_STATUS register to 1 and issue the command to give the access ownership to VPU. When VPU\_BUSY\_STATUS turns 0 again, Host processor can issue another command for secure operation.

Please note that VPU\_BUSY\_STATUS does not represent the status of VPU, but indicates ownership to the host interface register.

### 1.2.2.2. Command Protocol

WAVE5 series VPU supports command-queueing to maximize performance by pipelining internal commands and by hiding wait cycle taken to receive a command from Host processor.

#### Command Queueing

In the frame-by-frame basis command protocol, VPU should wait for the next command. Also it is hard to get advantage from command level pipelining.

WAVE5 series VPU adopts command queueing scheme to improve command protocol performance. In command queueing scheme, VPU has two queues. One is a command-queue for queueing commands from Host processor, and the other is a report-queue for queueing the results of the commands.

Host-issued commands are queued into the command-queue in order. VPU gets the commands which are kept in the command-queue and works for the commands one by one. VPU writes a return value or command result into the report-queue. Host processor and VPU can run in parallel with minimum intervention by using the command queue architecture.

#### Host Processor


Instead of waiting for each command to be executed before sending the next command, Host processor just places all the commands in the command-queue and goes on doing other things while the commands in the queue are processed by VPU.

While Host processor handles its own tasks, it can receive VPU IRQ(Interrupt ReQuest). In this case, Host processor can simply exit ISR(Interrupt Service Routine) without access to host interface registers to read the result of the command reported by VPU. After Host processor completes its tasks, Host processor can read the command result when Host processor needs the reports and does response processing.

#### VPU

To start next frame decoding/encoding, VPU fetches a command from the command-queue, and runs decoder/encoder pipeline without any host triggering. When the command is done, VPU stores the command result into the report-queue and goes on for the next frame.

[\*Figure 1.3, “VPU's Internal Elastic Pipelines in Command Queue Architecture”\*](#) presents Host processor and internal pipelines of VPU in WAVE5 command architecture.



**Figure 1.3. VPU's Internal Elastic Pipelines in Command Queue Architecture**

Host processor can continue to send commands until the command-queue gets full. It also does not have to do immediately response processing when ISR is called. In other words, it can handle all the responses at once by using QUERY command (to be explained in the following chapter).

Meantime, VPU is able to keep more than one command in the command-queue. In the command queueing, VPU can execute commands in a parallel pipeline fashion. Moreover, VPU can run tasks without any intervention by Host processor when there are enough commands in the command-queue and enough room in the report-queue.

### Queueing Commands to VPU

As previously described, VPU can send command parameters and receive response results through host interface register. The VPU\_BUSY\_STATUS register (0x070) indicates the ownership of host interface register. Host processor should do the following things with regard to the VPU\_BUSY\_STATUS register between sending commands.

1. Host processor should check whether VPU\_BUSY\_STATUS is 0 before sending a command to the command-queue.
2. After setting the command arguments, Host processor should change VPU\_BUSY\_STATUS to 1 and issue the command.
3. If VPU has done with the CQ required task for the command (even with occurrence of error), it changes VPU\_BUSY\_STATUS to 0. It indicates completion of the job for command queue.

Host processor should keep in mind that 0 of VPU\_BUSY\_STATUS does not mean that VPU is in idle state. It just indicates that VPU has no access ownership to host interface register while VPU\_BUSY\_STATUS is 0.

Host processor can send a command even when the command-queue is full. However, in that case VPU returns fail for the not-queued command and Host processor should try the command again.

### Querying Results from VPU

There is a QUERY command to get the result of command that has been executed by VPU. Host processor can send QUERY command and get reported whenever Host processor wants. In most cases, after the execution of the given command, VPU writes the command result to report-queue. Then VPU raises an interrupt and proceeds to work with a next command in the command-queue.

If there are more than one command in the report-queue, Host processor can retrieve them one by one by calling QUERY commands continuously.

Host processor can give the QUERY command even when report-queue is empty. However, VPU returns fail and Host processor should try the command again.

### 1.2.2.3. Host Commands

VPU has three kinds of predefined command sets. In this section, we'll describe the command sets briefly.

**Table 1.2. Command Sets**

Command Set Type	Command	Description
Commands for VPU hardware control	INIT_VPU	This command initializes VPU. Host processor must call the command after hardware reset.
	SLEEP_VPU	This command makes VPU go into sleep status.
	WAKE_VPU	This command wakes up VPU from sleep status.
Sequence level commands	CREATE_INST	This command allocates memory for the instance.
	FLUSH_INST	This command finalizes instance with flushing all the information.
	DISTROY_INST	This command deallocates memory for the instance.
	INIT_SEQ	This command initializes a video sequence for decoding. It returns sequence level information. In general, this information can be used for allocating frame buffer.
	SET_PARAM	This command sets initial encoding parameters such as the size of source and GOP structures.
	SET_FB	This command sets and allocates the required frame buffer memory space.
Frame level commands	DEC_PIC/ ENC_PIC	This command decodes or encodes a frame.
	SET_PARAM (CHANGE_PARAM)	This command changes encoding paramters which affect only a frame, not the whole sequence. CHANGE_PARAM is a part of SET_PARAM command.
	QUERY	This command queries the result of command execution.
	UPDATE_BS	This command updates bitstream buffer. In general, read pointer (encoder case) or write pointer (decoder case) is updated by this command.

#### 1.2.2.3.1. Queueable and Non-queueable Commands

The WAVE5 host command is mainly composed of non-queueable commands and queueable commands.

**Table 1.3. Command Classification by Command Queue**

Command Set Type	Command
Queueable host command	INIT_SEQ
	DEC_PIC
	ENC_PIC

Command Set Type	Command
	SET_PARAM
Non-queueable host command	INIT_VPU
	SLEEP_VPU
	WAKE_VPU
	CREATE_INST
	FLUSH_INST
	SET_FB
	QUERY
	UPDATE_BS

Queueable commands are command sets which have something to do with parsing and encoding/decoding operation. Initially these commands are sent to the command-queue. After executing the commands one by one, VPU saves the results in the report-queue.

Non-queueable commands are mostly the ones that are related to initialization and termination of VPU itself. For the reason, they are not managed in the command-queue.

#### 1.2.2.3.2. SLEEP\_VPU and WAKE\_VPU

VPU has some restriction on the SLEEP\_VPU and WAKE\_VPU command. VPU can perform sleep and wake operation only when queuing commands are all flushed and VPU is in idle state.

To satisfy such conditions, Host processor first needs to check the state of command queue before sending the SLEEP\_VPU and WAKE\_VPU command to VPU.

#### 1.2.2.3.3. Trick Play during Decoding

Trick Play is a video function that allows a subset of frames to be presented in decoder such as fast-forward play. Host processor can enable Trick Play by sending DEC\_PIC command with enabling Thumbnail mode. Also, there are picture skip related functions such as skip non-IRAP, skip non-I picture, or skip non-ref frame. The picture skip can be enabled by setting the register CMD\_DEC\_PIC\_OPTION (0x104).

When Trick Play option is turned on, VPU internally sets the command-queue depth to 1. For enabling Trick Play decoding option, the command-queue should be empty. VPU returns fail if another command already exists in the command-queue. Then Host processor should retry to do the trick-play.

There are two ways to get the command-queue to be empty.

1. Before trick-play, Host processor gives a flush option which makes the queued commands nullify.
2. Host processor waits for execution of all commands to be finished.

In order to disable display reordering and to display decoded frames immediately while trick-play is on, Host processor should set CMD\_DEC\_FORCE\_FB\_LATENCY\_PLUS1 (0x134) to 1. VPU always turns off display reordering when thumbnail mode is on. If Host processor wants to resume normal decoding from the current frame, it should disable trick-play option and set CMD\_DEC\_FORCE\_FB\_LATENCY\_PLUS1 to 0.

#### 1.2.2.3.4. Interrupt Interface

##### Host-asserted Interrupt

After sending a video command or handling bitstream, Host processor can raise an interrupt that informs VPU of the status change. To give an interrupt to VPU,

1. Host processor sets the command on COMMAND register(0x100) and the relevant parameters for the command to Command I/O registers.
2. Host processor writes 1 to VPU\_HOST\_INT\_REQ register(0x038).

Before giving an interrupt, VPU\_BUSY\_STATUS register (0x070) must be set to 1. While VPU handles the interrupt, VPU\_HOST\_INT\_REQ(0x038) turns 0.

**VPU-asserted Interrupt**

VPU can send Host processor an interrupt to show the result of command execution and to require more bitstream in the bistream buffer. The following describes the situation when VPU raises an interrupt.

1. If VPU meets the case that the hardware interrupt needs to be triggered, it checks the value of bitfield on VPU\_VINT\_ENABLE register (0x048) which indicates each of interrupt source. If any of those bitfields is set to 1(ENABLE), the corresponding interrupt can occur.
2. VPU sets o\_vpu\_intrpt signal to 1, which issues the interrupt. Then VPU\_VPU\_INT\_STS register (0x044) turns 1.
3. Depending on the source of interrupt, the relevant bitfield of VPU\_VINT\_REASON register (0x04C) becomes 1. At the same time, the relevant bitfield of VPU\_VINT\_REASON\_USER register (0x030) also becomes 1.

Host processor checks the value of VPU\_VINT\_REASON in ISR, schedules the relevant service, and clears the interrupt as the following procedure.

1. Host processor clears the interrupt reason by writing 1 to the interrupt source bitfield of VPU\_VINT\_REASON\_CLR register (0x034).
2. Host processor clears the interrupt by setting 1 to VPU\_VINT\_CLEAR register (0x03C).
3. VPU\_VPU\_INT\_STS register (0x044) value is automatically changed to 0. The o\_vpu\_intrpt value also turns 0.
4. If VPU\_VINT\_REASON register is not still 0 (because another interrupt arises and pending while the previous interrupt is being cleared), the new interrupt is issued after 1 cycle.

VPU\_VINT\_REASON\_USER register is not affected by VPU\_VINT\_REASON\_CLR register. The VPU\_VINT\_REASON\_USER register keeps the interrupt reasons that has previously occurred. It helps Host processor confirm which kind of interrupt has happened. Host processor should need explicit action to clear the interrupt by writing the VPU\_VINT\_REASON\_USER to 0.

## 1.2.3. Summary of Host Interface Registers

### 1.2.3.1. Summary of Control Registers

Table 1.4. Summary of Control Registers

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000000	RW	0x0	<a href="#">VPU_PO_CONF</a>	Power On Configurations
0x0000000C	RW	0x0	<a href="#">VPU_PDBG_STEP_MASK</a>	V-CPU Debugger Step Mask
0x00000010	RW	0x0	<a href="#">VPU_PDBG_CTRL</a>	V-CPU Debugger Control
0x00000014	RW	0x0	<a href="#">VPU_PDBG_IDX_REG</a>	V-CPU Debugger Index
0x00000018	RW	0x0	<a href="#">VPU_PDBG_WDATA_REG</a>	V-CPU Debugger Write Data
0x00000020	RW	0x0	<a href="#">VPU_FIO_CTRL_ADDR</a>	FastIO Control/Address
0x00000024	RW	0x0	<a href="#">VPU_FIO_DATA</a>	FastIO Data
0x00000034	WO	0x0	<a href="#">VPU_VINT_REASON_CLR</a>	Interrupt Reason Clear
0x00000038	WO	0x0	<a href="#">VPU_HOST_INT_REQ</a>	Host Interrupt Request
0x0000003C	WO	0x0	<a href="#">VPU_VINT_CLEAR</a>	VPU Interrupt Clear
0x00000048	RW	0x0	<a href="#">VPU_VINT_ENABLE</a>	VPU Interrupt Enable
0x0000004C	RW	0x0	<a href="#">VPU_VINT_REASON</a>	VPU Interrupt Reason
0x00000050	RW	0x0	<a href="#">VPU_RESET_REQ</a>	VPU Reset Request
0x00000058	RW	0x0	<a href="#">VCPU_RESTART</a>	V-CPU Restart Request
0x0000005C	RW	0x0	<a href="#">VPU_CLK_MASK</a>	VPU Clock Control
0x00000060	RW	0x0	<a href="#">VPU_REMAP_CTRL</a>	Remap Control
0x00000064	RW	0x0	<a href="#">VPU_REMAP_VADDR</a>	Remap Virtual Address
0x00000068	RW	0x0	<a href="#">VPU_REMAP_PADDR</a>	Remap Physical Address
0x0000006C	RW	0x0	<a href="#">VPU_REMAP_CORE_START</a>	VPU Start Request
0x00000070	RW	0x0	<a href="#">VPU_BUSY_STATUS</a>	VPU Busy Status
OUTPUT RETURN				
0x00000004	RW	0x0	<a href="#">VCPU_CUR_PC</a>	Current PC
0x00000008	RW	0x0	<a href="#">VCPU_CUR_LR</a>	Current RL
0x0000001C	RW	0x0	<a href="#">VPU_PDBG_RDATA_REG</a>	V-CPU Debugger Read Data
0x00000030	RW	0x0	<a href="#">VPU_VINT_REASON_USR</a>	Interrupt Reason User
0x00000040	RO	0x0	<a href="#">VPU_HINT_CLEAR</a>	Host Interrupt Clear
0x00000044	RO	0x0	<a href="#">VPU_VPU_INT_STS</a>	VPU Interrupt Status
0x00000054	RW	0x0	<a href="#">VPU_RESET_STATUS</a>	VPU Reset Status
0x00000074	RW	0x0	<a href="#">VPU_HALT_STATUS</a>	VPU Halt Status
0x00000078	RW	0x0	<a href="#">VPU_VCPU_STATUS</a>	N/A
0x0000007C	RW	0x0	<a href="#">RSVD</a>	RSVD
0x00000080	RW	0x0	<a href="#">RET_FIO_STATUS</a>	RET_FIO_STATUS
0x00000090	RW	0x0	<a href="#">RET_PRODUCT_NAME</a>	HW product name
0x00000094	RW	0x0	<a href="#">RET_PRODUCT_VERSION</a>	HW product version
0x00000098	RW	0x0	<a href="#">RET_VCPU_CONFIG0</a>	Configuration Information #0
0x0000009C	RW	0x0	<a href="#">RET_VCPU_CONFIG1</a>	Configuration Information #1
0x000000A0	RW	0x0	<a href="#">RET_CODEC_STD</a>	Standard Definition
0x000000A4	RW	0x0	<a href="#">RET_CONF_DATE</a>	Configuration Date
0x000000A8	RW	0x0	<a href="#">RET_CONF_REVISION</a>	The revision of H/W configuration

Offset	Type	Reset Value	Name	Description
0x000000AC	RW	0x0	<a href="#">RET_CONF_TYPE</a>	The define value of H/W configuration
0x000000B0	RW	0x0	<a href="#">RET_VCORE0_CFG</a>	Configuration Information of VCORE0
0x000000B4	RW	0x0	<a href="#">RET_VCORE1_CFG</a>	Configuration Information of VCORE1
0x000000B8	RW	0x0	<a href="#">RET_VCORE2_CFG</a>	Configuration Information of VCORE2
0x000000BC	RW	0x0	<a href="#">RET_VCORE3_CFG</a>	Configuration Information of VCORE3

### 1.2.3.2. Summary of Command I/O registers

Among host interface registers, Command I/O Registers are used in a pre-defined way for each command controlling VPU. Sample usage of these Command I/O registers can be summarized as the following sub-sections.

#### 1.2.3.2.1. Common Parameter Registers

**Table 1.5. Register summary**

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000100	RW	0x0	<a href="#">COMMAND</a>	Command
0x00000104	RW	0x0	<a href="#">CMD_OPTION</a>	Command Option
0x00000110	RW	0x0	<a href="#">CMD_INSTANCE_INFO</a>	Instance information
OUTPUT RETURN				
0x00000108	RW	0x0	<a href="#">RET_SUCCESS</a>	Result of the command
0x0000010C	RW	0x0	<a href="#">RET_FAIL_REASON</a>	Fail reason of the run command
0x000001E0	RW	0x0	<a href="#">RET_QUEUE_STATUS</a>	Queued command information
0x000001E4	RW	0x0	<a href="#">RET_BS_EMPTY</a>	Bitstream buffer empty flag
0x000001E8	RW	0x0	<a href="#">RET_QUEUED_CMD_DONE</a>	Queued command done flag
0x000001EC	RW	0x0	<a href="#">RET_SRC_RELEASE</a>	Flag for source buffer releasing
0x000001F0	RW	0x0	<a href="#">RET_PARSING_INSTANCE_INFO</a>	A working instance index on prescan stage (for internal use only)
0x000001F4	RW	0x0	<a href="#">RET_DECODING_INSTANCE_INFO</a>	A working instance index on decoding stage (for internal use only)
0x000001F8	RW	0x0	<a href="#">RET_ENCODING_INSTANCE_INFO</a>	A working instance index on packing stage (for internal use only)
0x000001FC	RW	0x0	<a href="#">RET_DONE_INSTANCE_INFO</a>	Picture command done interrupt instance index

#### 1.2.3.2.2. INIT\_VPU Command Parameter Registers

**Table 1.6. INIT\_VPU Parameter Registers**

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000110	RW	0x0	<a href="#">ADDR_CODE_BASE</a>	Code buffer base address
0x00000114	RW	0x0	<a href="#">CODE_SIZE</a>	Code buffer size
0x00000118	RW	0x0	<a href="#">CODE_PARAM</a>	Code buffer parameters
0x0000011C	RW	0x0	<a href="#">CMD_INIT_ADDR_TEMP_BASE</a>	Temporal buffer base address
0x00000120	RW	0x0	<a href="#">CMD_INIT_TEMP_SIZE</a>	Temporal buffer size
0x00000124	RW	0x0	<a href="#">CMD_INIT_ADDR_SEC_AXI</a>	Secondary AXI base address
0x00000128	RW	0x0	<a href="#">CMD_INIT_SEC_AXI_SIZE</a>	Secondary AXI memory size
0x0000012C	RW	0x0	<a href="#">CMD_INIT_HW_OPTION</a>	VPU hardware option

Offset	Type	Reset Value	Name	Description
0x00000130	RW	0x0	<a href="#">CMD_WAKEUP_SYSTEM_CLOCK</a>	Time out count
OUTPUT RETURN				

### 1.2.3.2.3. WAKEUP\_VPU Command Parameter Registers

Table 1.7. WAKEUP\_VPU Parameter Registers

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000110	RW	0x0	<a href="#">CMD_WAKEUP_ADDR_CODE_BASE</a>	Code buffer base address
0x00000114	RW	0x0	<a href="#">CMD_WAKEUP_CODE_SIZE</a>	Code buffer size
0x00000118	RW	0x0	<a href="#">CMD_WAKEUP_CODE_PARAM</a>	Code buffer parameter
0x0000011C	RW	0x0	<a href="#">CMD_WAKEUP_ADDR_TEMP_BASE</a>	Temporal buffer base address
0x00000120	RW	0x0	<a href="#">CMD_WAKEUP_TEMP_SIZE</a>	Temporal buffer size
0x00000124	RW	0x0	<a href="#">CMD_WAKEUP_ADDR_SEC_AXI</a>	Secondary AXI base address
0x00000128	RW	0x0	<a href="#">CMD_WAKEUP_SEC_AXI_SIZE</a>	Secondary AXI memory size
0x0000012C	RW	0x0	<a href="#">CMD_WAKEUP_HW_OPTION</a>	VPU hardware option
0x00000130	RW	0x0	<a href="#">CMD_WAKEUP_SYSTEM_CLOCK</a>	Time out count
OUTPUT RETURN				

### 1.2.3.2.4. CREATE\_INST Command Parameter Registers for Decoder

Table 1.8. Register summary

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000114	RW	0x0	<a href="#">CMD_CREATE_INST_ADDR_WORK_BASE</a>	Work buffer base address
0x00000118	RW	0x0	<a href="#">CMD_CREATE_INST_WORK_SIZE</a>	Work buffer size
0x0000011C	RW	0x0	<a href="#">CMD_CREATE_INST_BS_START_ADDR</a>	Bitstream buffer start address
0x00000120	RW	0x0	<a href="#">CMD_CREATE_INST_BS_SIZE</a>	Bitstream buffer size
0x00000124	RW	0x0	<a href="#">CMD_CREATE_INST_BS_PARAM</a>	Bitstream buffer parameter
0x0000013C	RW	0x0	<a href="#">CMD_CREATE_INST_NUM_CQ_DEPTH_MI</a>	Number of CQ depth_minus1
0x00000194	RW	0x0	<a href="#">CMD_CREATE_INST_VCORE_INFO</a>	vcore info
OUTPUT RETURN				

### 1.2.3.2.5. INIT\_SEQ Command Parameter Registers

Table 1.9. Register summary

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000104	RW	0x0	<a href="#">CMD_INIT_SEQ_OPTION</a>	Run command option
0x00000118	RW	0x0	<a href="#">CMD_BS_RD_PTR</a>	Bitstream buffer read pointer
0x0000011C	RW	0x0	<a href="#">CMD_BS_WR_PTR</a>	Bitstream buffer write pointer
0x00000120	RW	0x0	<a href="#">CMD_BS_OPTIONS</a>	Bitstream buffer option
OUTPUT RETURN				



## 1.2.3.2.6. SET\_FB Command Parameter Registers for Decoder

Table 1.10. Register summary

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000104	RW	0x0	<a href="#"><i>CMD_SET_FB_OPTION</i></a>	Run command option
0x00000118	RW	0x0	<a href="#"><i>CMD_SET_FB_COMMON_PIC_INFO</i></a>	DPB Information
0x0000011C	RW	0x0	<a href="#"><i>CMD_SET_FB_PIC_SIZE</i></a>	Decoded Picture Size
0x00000120	RW	0x0	<a href="#"><i>CMD_SET_FB_NUM</i></a>	Set frame Number
0x00000134	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE0</i></a>	Luma base address of DPB index 0
0x00000138	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE0</i></a>	Cb base address of DPB index 0
0x0000013C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE0</i></a>	Cr base address of DPB index 0
0x0000013C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_Y_OFFSET0</i></a>	Compressed luma offset base address of DPB index 0
0x00000140	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET0</i></a>	Compressed chroma offset base address of DPB index 0
0x00000144	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE1</i></a>	Luma base address of DPB index 1
0x00000148	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE1</i></a>	Cb base address of DPB index 1
0x0000014C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE1</i></a>	Cr base address of DPB index 1
0x0000014C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_Y_OFFSET1</i></a>	Compressed luma offset base address of DPB index 1
0x00000150	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET1</i></a>	Compressed chroma offset base address of DPB index 1
0x00000154	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE2</i></a>	Luma base address of DPB index 2
0x00000158	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE2</i></a>	Cb base address of DPB index 2
0x0000015C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE2</i></a>	Cr base address of DPB index 2
0x00000160	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET2</i></a>	Compressed chroma offset base address of DPB index 2
0x00000164	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE3</i></a>	Luma base address of DPB index 3
0x00000168	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE3</i></a>	Cb base address of DPB index 3
0x0000016C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE3</i></a>	Cr base address of DPB index 3
0x0000016C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_Y_OFFSET3</i></a>	Compressed luma offset base address of DPB index 3
0x00000170	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET3</i></a>	Compressed chroma offset base address of DPB index 3
0x00000174	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE4</i></a>	Luma base address of DPB index 4
0x00000178	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE4</i></a>	Cb base address of DPB index 4
0x0000017C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE4</i></a>	Cr base address of DPB index 4
0x0000017C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_Y_OFFSET4</i></a>	Compressed luma offset base address of DPB index 4
0x00000180	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET4</i></a>	Compressed chroma offset base address of DPB index 4
0x00000184	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE5</i></a>	Luma base address of DPB index 5
0x00000188	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE5</i></a>	Cb base address of DPB index 5
0x0000018C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE5</i></a>	Cr base address of DPB index 5
0x0000018C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_Y_OFFSET5</i></a>	Compressed luma offset base address of DPB index 5
0x00000190	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET5</i></a>	Compressed chroma offset base address of DPB index 5
0x00000194	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE6</i></a>	Luma base address of DPB index 6

Offset	Type	Reset Value	Name	Description
0x00000198	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE6</i></a>	Cb base address of DPB index 6
0x0000019C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE6</i></a>	Cr base address of DPB index 6
0x0000019C	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_Y_OFFSET6</i></a>	Compressed luma offset base address of DPB index 6
0x000001A0	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET6</i></a>	Compressed chroma offset base address of DPB index 6
0x000001A4	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_LUMA_BASE7</i></a>	Luma base address of DPB index 7
0x000001A8	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CB_BASE7</i></a>	Cb base address of DPB index 7
0x000001AC	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_CR_BASE7</i></a>	Cr base address of DPB index 7
0x000001AC	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_Y_OFFSET7</i></a>	Compressed luma offset base address of DPB index 7
0x000001B0	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_FBC_C_OFFSET7</i></a>	Compressed chroma offset base address of DPB index 7
0x000001B4	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL0</i></a>	Colocated MV buffer base of DPB index 0
0x000001B8	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL1</i></a>	Colocated MV buffer base of DPB index 1
0x000001BC	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL2</i></a>	Colocated MV buffer base of DPB index 2
0x000001C0	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL3</i></a>	Colocated MV buffer base of DPB index 3
0x000001C4	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL4</i></a>	Colocated MV buffer base of DPB index 4
0x000001C8	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL5</i></a>	Colocated MV buffer base of DPB index 5
0x000001CC	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL6</i></a>	Colocated MV buffer base of DPB index 6
0x000001D0	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_MV_COL7</i></a>	Colocated MV buffer base of DPB index 7
0x000001D4	RW	0x0	<a href="#"><i>CMD_SET_FB_ADDR_TASK_BUF</i></a>	Task buffer base
0x000001D8	RW	0x0	<a href="#"><i>CMD_SET_FB_SIZE_TASK_BUF</i></a>	Size of task buffer
OUTPUT RETURN				

### 1.2.3.2.7. DEC\_PIC Command Parameter Registers

Table 1.11. DEC\_PIC Parameter Registers

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000104	RW	0x0	<a href="#"><i>CMD_DEC_PIC_OPTION</i></a>	Run command option
0x00000118	RW	0x0	<a href="#"><i>CMD_BS_RD_PTR</i></a>	Bistream Buffer Read Pointer
0x0000011C	RW	0x0	<a href="#"><i>CMD_BS_WR_PTR</i></a>	Bistream Buffer Write Pointer
0x00000120	RW	0x0	<a href="#"><i>CMD_BS_OPTIONS</i></a>	Bistream buffer option
0x00000124	RW	0x0	<a href="#"><i>RESERVED</i></a>	Reserved
0x00000128	RW	0x0	<a href="#"><i>CMD_SEQ_CHANGE_ENABLE_FLAG</i></a>	Sequence change flag
0x0000012C	RW	0x0	<a href="#"><i>CMD_DEC_SEI_MASK</i></a>	User Data Mask
0x00000130	RW	0x0	<a href="#"><i>CMD_DEC_TEMPORAL_ID_PLUS1</i></a>	Max Decode Temporal ID
0x00000134	RW	0x0	<a href="#"><i>CMD_DEC_FORCE_FB_LATENCY_PLUS1</i></a>	User define display latency
0x00000150	RW	0x0	<a href="#"><i>CMD_DEC_USE_SEC_AXI</i></a>	Secondary AXI Usage
0x00000154	RW	0x0	<a href="#"><i>CMD_DEC_SCALE_SIZE</i></a>	Scaled picture size
0x00000158	RW	0x0	<a href="#"><i>CMD_DEC_ADDR_LINEAR_Y</i></a>	Luma display frame buffer address
0x0000015C	RW	0x0	<a href="#"><i>CMD_DEC_ADDR_LINEAR_CB</i></a>	Cb display frame buffer address
0x00000160	RW	0x0	<a href="#"><i>CMD_DEC_ADDR_LINEAR_CR</i></a>	Cr display frame buffer address
0x00000164	RW	0x0	<a href="#"><i>CMD_DEC_LINEAR_STRIDE</i></a>	Stride of display frame buffer
0x00000194	R/W	0x0	<a href="#"><i>CMD_DEC_VCORE_INFO</i></a>	vcore info
OUTPUT RETURN				

## 1.2.3.2.8. QUERY Command Parameter Registers

## 1.2.3.2.8.1. GET\_VPU\_INFO

Table 1.12. Register summary

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000104	RW	0x0	<a href="#">CMD_QUERY_OPTION</a>	QUERY command option
OUTPUT RETURN				
0x00000118	RW	0x0	<a href="#">RET_QUERY_FW_VERSION</a>	Firmware Version
0x0000011C	RW	0x0	<a href="#">RET_QUERY_PRODUCT_NAME</a>	HW product name
0x00000120	RW	0x0	<a href="#">RET_QUERY_PRODUCT_VERSION</a>	HW product version
0x00000124	RW	0x0	<a href="#">RET_QUERY_STD_DEF0</a>	Standard definition
0x00000128	RW	0x0	<a href="#">RET_QUERY_STD_DEF1</a>	Standard definition
0x0000012C	RW	0x0	<a href="#">RET_QUERY_CONF_FEATURE</a>	Configuration feature
0x00000130	RW	0x0	<a href="#">RET_QUERY_CONF_DATE</a>	Configuration date
0x00000134	RW	0x0	<a href="#">RET_QUERY_CONF_REVISION</a>	The revision of H/W configuration
0x00000138	RW	0x0	<a href="#">RET_QUERY_CONF_TYPE</a>	The define value of H/W configuration
0x0000013C	RW	0x0	<a href="#">RET_QUERY_PRODUCT_ID</a>	The product ID
0x00000140	RW	0x0	<a href="#">RET_QUERY_CUSTOMER_ID</a>	The customer ID

## 1.2.3.2.8.2. GET\_RESULT for Decoder

Table 1.13. Register summary

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000104	RW	0x0	<a href="#">CMD_QUERY_OPTION</a>	Run command option
0x00000114	RW	0x0	<a href="#">CMD_DEC_ADDR_USERDATA_BASE</a>	User Data Buffer Base Address
0x00000118	RW	0x0	<a href="#">CMD_DEC_USERDATA_SIZE</a>	User Data Buffer Size
0x0000011C	RW	0x0	<a href="#">CMD_DEC_USERDATA_PARAM</a>	User Data Buffer Parameter
OUTPUT RETURN				
0x0000011C	RW	0x0	<a href="#">RET_QUERY_DEC_BS_RD_PTR</a>	Bitstream buffer read pointer
0x00000120	RW	0x0	<a href="#">RET_QUERY_DEC_SEQ_PARAM</a>	Bitstream sequence parameter information
0x00000124	RW	0x0	<a href="#">RET_QUERY_DEC_COLOR_SAMPLE_INFO</a>	Color Sample Information
0x00000128	RW	0x0	<a href="#">RET_QUERY_DEC_ASPECT_RATIO</a>	Sample Aspect Ratio
0x0000012C	RW	0x0	<a href="#">RET_QUERY_DEC_BIT_RATE</a>	Maximum Bit Rate
0x00000130	RW	0x0	<a href="#">RET_QUERY_DEC_FRAME_RATE_NR</a>	Frame Rate Numerator
0x00000134	RW	0x0	<a href="#">RET_QUERY_DEC_FRAME_RATE_DR</a>	Frame Rate Denominator
0x00000138	RW	0x0	<a href="#">RET_QUERY_DEC_NUM_REQUIRED_FB</a>	Required Number of Minimum DPB
0x0000013C	RW	0x0	<a href="#">RET_QUERY_DEC_NUM_REORDER_DELAY</a>	Reorder frame number
0x00000140	RW	0x0	<a href="#">RET_QUERY_DEC_SUB_LAYER_INFO</a>	Sub-layer information
0x00000144	RW	0x0	<a href="#">RET_QUERY_DEC_NOTIFICATION</a>	Sequence change flag
0x00000148	RW	0x0	<a href="#">RET_QUERY_DEC_USERDATA_IDC</a>	User data flag
0x0000014C	RW	0x0	<a href="#">RET_QUERY_DEC_PIC_SIZE</a>	Decoded Picture Size
0x00000150	RW	0x0	<a href="#">RET_QUERY_DEC_CROP_TOP_BOTTOM</a>	Display Crop Offset Top/Bottom
0x00000154	RW	0x0	<a href="#">RET_QUERY_DEC_CROP_LEFT_RIGHT</a>	Display Crop Offset Left/Right

Offset	Type	Reset Value	Name	Description
0x00000158	RW	0x0	<a href="#">RET_QUERY_DEC_AU_START_POS</a>	AU Bitstream Start Position
0x0000015C	RW	0x0	<a href="#">RET_QUERY_DEC_AU_END_POS</a>	AU Bitstream End Position
0x00000160	RW	0x0	<a href="#">RET_QUERY_DEC_PIC_TYPE</a>	Decoded picture type
0x00000164	RW	0x0	<a href="#">RET_QUERY_DEC_PIC_POC</a>	Picture Order Count
0x00000168	RW	0x0	<a href="#">RET_QUERY_DEC_RECOVERY_POINT</a>	Recovery point
0x0000016C	RW	0x0	<a href="#">RET_QUERY_DEC_DEBUG_INDEX</a>	FBC and BWB frame buffer index for internal use
0x00000170	RW	0x0	<a href="#">RET_QUERY_DEC_DECODED_INDEX</a>	Decoded picture index of DPB
0x00000174	RW	0x0	<a href="#">RET_QUERY_DEC_DISPLAY_INDEX</a>	Display picture index of DPB
0x00000178	RW	0x0	<a href="#">RET_QUERY_DEC_REALLOC_INDEX</a>	Display picture index of DPB
0x0000017C	RW	0x0	<a href="#">RET_QUERY_DEC_DISP_IDC</a>	Display flag
0x00000180	RW	0x0	<a href="#">RET_QUERY_DEC_NUM_ERR_CTB</a>	Number of error CTU
0x00000184	RW	0x0	<a href="#">RET_QUERY_DEC_FRAME_NUM</a>	Decoded frame number
0x00000188	RW	0x0	<a href="#">RET_QUERY_LINEAR_Y_BASE</a>	Luma display frame buffer address
0x0000018C	RW	0x0	<a href="#">RET_QUERY_LINEAR_CB_BASE</a>	Cb display frame buffer address
0x00000190	RW	0x0	<a href="#">RET_QUERY_LINEAR_CR_BASE</a>	Cr display frame buffer address
0x00000194	RW	0x0	<a href="#">RET_QUERY_INPLACE_Y_BASE</a>	Inplace ring buffer luma base address
0x00000198	RW	0x0	<a href="#">RET_QUERY_INPLACE_C_BASE</a>	Inplace ring buffer chroma base address
0x0000019C	RW	0x0	<a href="#">RET_QUERY_CORE_IDC</a>	Core_IDC
0x000001B8	RW	0x0	<a href="#">RET_QUERY_HOST_CMD_TICK</a>	Host cmd queue tick
0x000001BC	RW	0x0	<a href="#">RET_QUERY_DEC_SEEK_START_TICK</a>	Seek start tick
0x000001C0	RW	0x0	<a href="#">RET_QUERY_DEC_SEEK_END_TICK</a>	Seek end tick
0x000001C4	RW	0x0	<a href="#">RET_QUERY_DEC_PARSING_START_TICK</a>	Parsing start tick
0x000001C8	RW	0x0	<a href="#">RET_QUERY_DEC_PARSING_END_TICK</a>	Parsing end tick
0x000001CC	RW	0x0	<a href="#">RET_QUERY_DEC_DECODING_START_TICK</a>	Decoding start tick
0x000001D0	RW	0x0	<a href="#">RET_QUERY_DEC_DECODING_END_TICK</a>	Decoding end tick
0x000001D4	RW	0x0	<a href="#">RET_QUERY_DEC_WARN_INFO</a>	Warning information
0x000001D8	RW	0x0	<a href="#">RET_QUERY_DEC_ERR_INFO</a>	Error information
0x000001DC	RW	0x0	<a href="#">RET_QUERY_DEC_SUCCESS</a>	Query result

## 1.2.3.2.8.3. UPDATE\_DISP\_IDC

Table 1.14. Register summary

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x00000104	RW	0x0	<a href="#">CMD_QUERY_OPTION</a>	Run command option
0x00000118	RW	0x0	<a href="#">CMD_QUERY_DEC_SET_DISP_IDC</a>	Set display flag
0x0000011C	RW	0x0	<a href="#">CMD_QUERY_DEC_CLR_DISP_IDC</a>	Clear display flag
OUTPUT RETURN				
0x0000017C	RW	0x0	<a href="#">RET_QUERY_DEC_DISP_IDC</a>	Display frame buffer indicator

## 1.2.3.2.8.4. GET\_BS\_RD\_PTR

Table 1.15. Register summary

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				

Offset	Type	Reset Value	Name	Description
0x00000104	RW	0x0	<a href="#"><i>CMD_QUERY_OPTION</i></a>	QUERY command option
OUTPUT RETURN				
0x0000011C	RW	0x0	<a href="#"><i>RET_QUERY_ENC_BS_RD_PTR</i></a>	The start position of bitstream buffer

### 1.2.3.2.9. UPDATE\_BS Parameter Registers for Decoder

**Table 1.16. Register summary**

Offset	Type	Reset Value	Name	Description
INPUT ARGUMENT				
0x0000011C	RW	0x0	<a href="#"><i>CMD_BS_WR_PTR</i></a>	Bitstream buffer write pointer
0x00000120	RW	0x0	<a href="#"><i>CMD_BS_OPTIONS</i></a>	Bitstream buffer option
OUTPUT RETURN				

## 1.2.4. Register Descriptions

Detailed definitions of host interface registers are presented in the following sub-sections. It covers general description, bit assignment, and meaning of bit field of Command I/O registers.

### 1.2.4.1. Control Register Descriptions

#### 1.2.4.1.1. VPU\_PO\_CONF (0x00000000)

Power On Configurations

**Table 1.17. VPU\_PO\_CONF Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												USE_PO_CONF	RSVD		DEBUGMODE
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	WO	R	R	W

**Table 1.18. VPU\_PO\_CONF Field Description**

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3]	USE_PO_CONF	WO	USE PO_CONF Host processor should set 0 for this field which is required when VPU initialization.	0x0
[2:1]	RSVD	R	Reserved	0x0
[0]	DEBUGMODE	WO	Power on with debug mode Host processor should set 0 for this field.	0x0

#### 1.2.4.1.2. VCPU\_CUR\_PC (0x00000004)

Current program counter value of V-CPU

**Table 1.19. VCPU\_CUR\_PC Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CUR_PC																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

**Table 1.20. VCPU\_CUR\_PC Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CUR_PC	RO	[DEBUG] PC value represents the address of instruction which is executed in V-CPU	0x0

#### 1.2.4.1.3. VCPU\_CUR\_LR (0x00000008)

Current LR (for debugger only)

Table 1.21. VCPU\_CUR\_LR Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CUR_LR																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

Table 1.22. VCPU\_CUR\_LR Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CUR_LR	RO	[DEBUG] Current LR (Link Register) to find out caller address	0x0

## 1.2.4.1.4. VPU\_PDBG\_STEP\_MASK (0x0000000C)

Debugger control  
(for debugger only)

Table 1.23. VPU\_PDBG\_STEP\_MASK Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																															STEP_MASK_ENABLE
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	RW

Table 1.24. VPU\_PDBG\_STEP\_MASK Field Description

Bit	Name	Type	Function	Reset Value
[31:1]	RSVD	R	Reserved	0x0
[0]	STEP_MASK_ENABLE	RW	Interrupt Disable at step for debugger	0x0

## 1.2.4.1.5. VPU\_PDBG\_CTRL (0x00000010)

Debugger control  
(for debugger only)

Table 1.25. VPU\_PDBG\_CTRL Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												IMMBRK	STABLEBRK	RESUME	STEP
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	WO	WO	WO	WO

Table 1.26. VPU\_PDBG\_CTRL Field Description

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0

Bit	Name	Type	Function	Reset Value
[3]	IMMBRK	WO	Immediate break It forces to stop V-CPU and enter in a debug mode to analyze hang-up situation. V-CPU cannot resume from the break point.	0x0
[2]	STABLEBRK	WO	Stable break It is an external break request when V-CPU is in stable (breakable) status.	0x0
[1]	RESUME	WO	Resume It resumes from the breakpoint.	0x0
[0]	STEP	WO	Step It runs V-CPU in step instruction mode.	0x0

#### 1.2.4.1.6. VPU\_PDBG\_IDX\_REG (0x00000014)

V-CPU debugger index register  
(For debugger only)

**Table 1.27. VPU\_PDBG\_IDX\_REG Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																RDBG		WRDBG		DBGIDX											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO

**Table 1.28. VPU\_PDBG\_IDX\_REG Field Description**

Bit	Name	Type	Function	Reset Value
[31:10]	RSVD	R	Reserved	0x0
[9]	RDBG	WO	Read Operation Request RDBG and WRDBG cannot be 1 at the same time.	0x0
[8]	WRDBG	WO	Write Operation Request RDBG and WRDBG cannot be 1 at the same time.	0x0
[7:0]	DBGIDX	WO	Debug Index Debugger Register Index	0x0

#### 1.2.4.1.7. VPU\_PDBG\_WDATA\_REG (0x00000018)

V-CPU debugger write data register  
(For debugger only)

**Table 1.29. VPU\_PDBG\_WDATA\_REG Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VPU_PDBG_WDATA_REG																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



### Table 1.30. VPU\_PDBG\_WDATA\_REG Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	VPU_PDBG_WDATA_REG	WO	<p>To write data to the debugger,</p> <ol style="list-style-type: none"> <li>1. Write some data to this register.</li> <li>2. Write VCPU_PDBG_IDX_REG with WRDBG as 1 and DBGIDX as this register address.</li> <li>3. After writing is completed, VPU_PDBG_WDATA_REG will be cleared.</li> </ol>	0x0

#### 1.2.4.1.8. VPU PDBG RDATA REG (0x0000001C)

V-CPU debugger read data register  
(For debugger only)

### Table 1.31. VPU\_PDBG\_RDATA\_REG Bit Assignment

[illegible]

### Table 1.32. VPU PDBG RDATA REG Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	VPU_PDBG_RDATA_REG	RO	<p>To read data to the debugger,</p> <ol style="list-style-type: none"> <li>1. Write VCPU_PDBG_IDX_REG with RDBDBG as 1 and DBGIDX as the register address to be read.</li> <li>2. Read from the specified register to this register.</li> </ol>	0x0

#### 1.2.4.1.9. VPU FIO CTRL ADDR (0x00000020)

FIO CTRL, READY, and Address for accessing FIO (FastIO) which is an internal peripheral bus in VPU. By accessing FIO, user can check the internal status of some accelerators in VPU for debugging purpose in some cases.

FIO transaction is carried out when host writes this register.

**CAUTION:** Accessing FIO can make unwanted behavior in VPU, please access it using API only.

### Table 1.33. VPU\_FIO\_CTRL\_ADDR Bit Assignment

[illegible]

### Table 1.34. VPU\_FIO\_CTRL\_ADDR Field Description

Bit	Name	Type	Function	Reset Value
[31]	READY	RW	Ready for the transaction When writing, it should be 0.	0x0
[30:17]	RSVD	R	Reserved	0x0
[16]	RW_FLAG	WO	Read/Write transaction control 0: read 1: write	0x0
[15:0]	FIO_ADDR	WO	FIO Address	0x0

#### 1.2.4.1.10. VPU\_FIO\_DATA (0x00000024)

FIO data

### Table 1.35. VPU FIO DATA Bit Assignment

[illegible]

### Table 1.36. VPU FIO DATA Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	FIO_DATA	RW	<p>When writing, FIO data should be written to this register firstly. When reading,</p> <ol style="list-style-type: none"> <li>1. Write data to this register.</li> <li>2. Check whether READY flag of VPU_FIO_CTRL_ADDR register is 1.</li> <li>3. When READY flag is asserted, VPU reads data from this VPU_FIO_DATA.</li> </ol>	0x0

#### 1.2.4.1.11. VPU VINT REASON USR (0x00000030)

### Interrupt Reason Check & Clear using user level privilege in the host

- When an interrupt is asserted, the value of VPU\_VINT\_REASON is ORing to VPU\_VINT\_REASON\_USER.
- Even if interrupt service routine(ISR) clears VPU\_INT\_REASON by using VPU\_VINT\_REASON\_CLR, an application in user mode can identify the reason of the interrupt signalling from VPU by accessing this register.
- Applications in user mode should clear this register just after perform processing for the interrupt.

### Table 1.37. VPU\_VINT\_REASON\_USR Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0													
RSVD																											BEMPTY_INTR_USER	CMD0_INTR_USER	CMD1_INTR_USER	RSVD		RSVD		REL_SRC_INTR_USER	CMD9_INTR_USER	CMD8_INTR_USER	CMD7_INTR_USER	CMD6_INTR_USER	CMD5_INTR_USER	CMD4_INTR_USER	CMD3_INTR_USER	CMD2_INTR_USER	CMD1_INTR_USER	CMD0_INTR_USER

This register clears the interrupt reason in ISR when host processor catches an interrupt. It is to notify that host processor has received the interrupt. If host processor wants to get task done interrupts or so from VPU, they should set the fields of VPU\_VINT\_ENABLE register as they wish. And when they receive any of the command done interrupt from VPU (VPU\_VINT\_REASON\_CLR is not zero), host processor should check the interrupt and do the following sequence for safe interrupt clear.

- In above sequence, 1 is important because VPU\_VINT\_CLEAR without VPU\_VINT\_REASON\_CLR might lead to interrupt reassurtion. It was because interrupts happened concurrently and other interrupt is still remaining even though one was cleared.

Bit	Name	Type	Function	Reset Value
[31:16]	RSVD	R	Reserved	0x0
[15]	BSEMPY_CLR	RW	Bitstream empty (bitstream feeding request) interrupt clear	0x0
[14]	CMDE_CLR	RW	QUERY command done interrupt clear	0x0
[13]	CMDD_CLR	RW	Low latency interrupt clear [NOTE] VALID only if low latency feature is enabled	0x0
[12:11]	RSVD	RW	Reserved	0x0
[10]	REL_SRC_CLR	RW	Release source buffer interrupt [NOTE] VALID only if the feature of release src buf is enabled	0x0
[9]	CMD9_CLR	RW	ENC_SET_PARAM command done interrupt clear	0x0
[8]	CMD8_CLR	RW	DEC_PIC/ENC_PIC command done interrupt clear	0x0
[7]	CMD7_CLR	RW	SET_FRAMEBUFFER command done interrupt clear	0x0
[6]	CMD6_CLR	RW	INIT_SEQ command done interrupt clear	0x0
[5]	CMD5_CLR	RW	DESTROY_INSTANCE command done interrupt clear	0x0
[4]	CMD4_CLR	RW	FLSUH_INSTANCE command done interrupt clear	0x0
[3]	CMD3_CLR	RW	CREATE_INSTANCE command done interrupt clear	0x0
[2]	CMD2_CLR	RW	SLEEP_VPU command done interrupt clear	0x0
[1]	CMD1_CLR	RW	WAKE_VPU command done interrupt clear	0x0
[0]	CMD0_CLR	RW	INIT_VPU command done interrupt clear	0x0

Interrupt request sent from host processor to VPU for the command and so on.

[illegible]

Bit	Name	Type	Function	Reset Value
[31:1]	RSVD	R	Reserved	0x0
[0]	HINTREQ	RW	If this is set to 1, an interrupt named HOST interrupt is sent to VPU.	0x0

Clear VPU interrupt.

---

27

Table 1.43. VPU\_VINT\_CLEAR Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																															VINTCLR
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.44. VPU\_VINT\_CLEAR Field Description

Bit	Name	Type	Function	Reset Value
[31:1]	RSVD	R	Reserved	0x0
[0]	VINTCLR	RW	Clear VPU interrupt.	0x0

## 1.2.4.1.15. VPU\_HINT\_CLEAR (0x00000040)

Check Host Command Interrupt is cleared.

From host side, this register is not used or checked.

VPU can clear the host interrupt which has been pending through this register. When VPU operation for the host interrupt is done, VPU sets this register to clear the host interrupt.

Table 1.45. VPU\_HINT\_CLEAR Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																															HINTCLR	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	RW

Table 1.46. VPU\_HINT\_CLEAR Field Description

Bit	Name	Type	Function	Reset Value
[31:1]	RSVD	R	Reserved	0x0
[0]	HINTCLR	RW	Check Host Command Interrupt is cleared.	0x0

## 1.2.4.1.16. VPU\_VPU\_INT\_STS (0x00000044)

Interrupt Status.

VPU Interrupt status which comes from VPU to Host

This register turns 1 if VPU\_VINT\_REASON is not zero (any bit of VPU\_VINT\_REASON is on), and it becomes to be clear by setting VPU\_VINT\_CLEAR register. This is a way of interrupt check by register polling.

Table 1.47. VPU\_VPU\_INT\_STS Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																															VPU_VPU_INT_STS



Table 1.51. VPU\_VINT\_REASON Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																BEMPTY_INTR	CMDE_INTR	CMDD_INTR	RSVD		REL_SRC_INTR	CMD9_INTR	CMD8_INTR	CMD7_INTR	CMD6_INTR	CMD5_INTR	CMD4_INTR	CMD3_INTR	CMD2_INTR	CMD1_INTR	CMD0_INTR	
																0	0	0			0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Table 1.52. VPU\_VINT\_REASON Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	RSVD	R	Reserved	0x0
[15]	BEMPTY_INTR	RW	Bitstream empty (bitstream feeding request)	0x0
[14]	CMDE_INTR	RW	QUERY command done interrupt	0x0
[13]	CMDD_INTR	RW	Low latency interrupt	0x0
[12:11]	RSVD	RW	Reserved	0x0
[10]	REL_SRC_INTR	RW	Release source buffer interrupt [NOTE] VALID only if the feature of release src buf is enabled	0x0
[9]	CMD9_INTR	RW	ENC_SET_PARAM command done interrupt	0x0
[8]	CMD8_INTR	RW	DEC_PIC/ENC_PIC command done interrupt	0x0
[7]	CMD7_INTR	RW	SET_FRAMEBUFFER command done interrupt	0x0
[6]	CMD6_INTR	RW	INIT_SEQ command done interrupt	0x0
[5]	CMD5_INTR	RW	DESTROY_INSTANCE command done interrupt	0x0
[4]	CMD4_INTR	RW	FLSUH_INSTANCE command done interrupt	0x0
[3]	CMD3_INTR	RW	CREATE_INSTANCE command done interrupt	0x0
[2]	CMD2_INTR	RW	SLEEP_VPU command done interrupt	0x0
[1]	CMD1_INTR	RW	WAKE_VPU command done interrupt	0x0
[0]	CMD0_INTR	RW	INIT_VPU command done interrupt	0x0

## 1.2.4.1.19. VPU\_RESET\_REQ (0x00000050)

VPU reset request for each block of clock domain

0: reset request clear or do noting

1: reset request

For more details, please refer to *clock and reset signals* section in datasheet.

**Note** RESET for VCPU can be used only if internal PMU/RESET controller for VPU is exist. NOTE: RESET for VCORE can be used only if internal PMU/RESET controller for VPU or for VCORE is exist.

Table 1.53. VPU\_RESET\_REQ Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD						VCRST_REQ	VBRST_REQ	VARST_REQ	ARST_REQ							BRST_REQ							CRST_REQ								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### Table 1.54. VPU\_RESET\_REQ Field Description

Bit	Name	Type	Function	Reset Value
[31:27]	RSVD	R	Reserved	0x0
[26]	VCRST_REQ	RW	CCLK domain (for V-CPU) reset request <ul style="list-style-type: none"> <li>In general, CCLK is not used in V-CPU domain</li> </ul>	0x0
[25]	VBRST_REQ	RW	BCLK domain (for V-CPU) reset request	0x0
[24]	VARST_REQ	RW	ACLK domain (for V-CPU) reset request	0x0
[23:16]	ARST_REQ	RW	ACLK domain (for each vCORE) reset request [23-20] Reserved [19] : V-CORE3 [18] : V-CORE2 [17] : V-CORE1 [16] : V-CORE0	0x0
[15:8]	BRST_REQ	RW	BCLK domain (for each vCORE) reset request [15:12]: Reserved [11] : V-CORE3 [10] : V-CORE2 [9] : V-CORE1 [8] : V-CORE0	0x0
[7:0]	CRST_REQ	RW	CCLK domain (for each vCORE) reset request [7:4]: Reserved [3] : V-CORE3 [2] : V-CORE2 [1] : V-CORE1 [0] : V-CORE0	0x0

#### 1.2.4.1.20. VPU\_RESET\_STATUS (0x00000054)

### Reset status for each clock domain

0: reset is released

1: on reset handling phase

**Note** RESET for VCPU can be used only if internal PMU/RESET controller for VPU is exist. NOTE: RESET for VCORE can be used only if internal PMU/RESET controller for VPU or for VCORE is exist.

### Table 1.55. VPU\_RESET\_STATUS Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
RSVD								VCRST_STS			VBRST_STS			VARST_STS			ARST_STS								BRST_STS								CRST_STS							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									
R	R	R	R	R	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO									

### Table 1.56. VPU\_RESET\_STATUS Field Description

Bit	Name	Type	Function	Reset Value
[31:27]	RSVD	R	Reserved	0x0
[26]	VCRST_STS	RO	CCLK domain (for V-CPU) reset status	0x0



Bit	Name	Type	Function	Reset Value
[25]	VBRST_STS	RO	BCLK domain (for V-CPU) reset status	0x0
[24]	VARST_STS	RO	ACLK domain (for V-CPU) reset status	0x0
[23:16]	ARST_STS	RO	ACLK domain (for each vCORE) reset status	0x0
[15:8]	BRST_STS	RO	BCLK domain (for each vCORE) reset status	0x0
[7:0]	CRST_STS	RO	CCLK domain (for each vCORE) reset status	0x0

#### 1.2.4.1.21. VCPU\_RESTART (0x00000058)

V-CPU restart request

**Table 1.57. VCPU\_RESTART Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																VCPU_RESTART															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	WO

**Table 1.58. VCPU\_RESTART Field Description**

Bit	Name	Type	Function	Reset Value
[31:1]	RSVD	R	Reserved	0x0
[0]	VCPU_RESTART	WO	This register restarts V-CPU from the reset vector without clearing H/W logic. 0: DO NOTHING 1: RESTART REQUEST	0x0

#### 1.2.4.1.22. VPU\_CLK\_MASK (0x0000005C)

Clock gating control register for each clock domain

**Note** | RESET for VCPU can be used only if internal PMU for VPU is exist. NOTE: RESET for VCORE can be used only if internal PMU for VPU or for VCORE is exist.

**Table 1.59. VPU\_CLK\_MASK Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD					CCLK_CPU_EN	VCLK_CPU_EN	ACLK_CPU_EN	ACLK_EN								BCLK_EN								CCLK_EN							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

**Table 1.60. VPU\_CLK\_MASK Field Description**

Bit	Name	Type	Function	Reset Value
[31:27]	RSVD	R	Reserved	0x0
[26]	CCLK_CPU_EN	RW	CCLK domain (for V-CPU) gating	0x0

Bit	Name	Type	Function	Reset Value
[25]	VCLK_CPU_EN	RW	BCLK domain (for V-CPU) gating	0x0
[24]	ACLK_CPU_EN	RW	ACLK domain (for V-CPU) gating	0x0
[23:16]	ACLK_EN	RW	ACLK domain (for each V-CORE) gating	0x0
[15:8]	BCLK_EN	RW	BCLK domain (for each V-CORE) gating	0x0
[7:0]	CCLK_EN	RW	CCLK domain (for each V-CORE) gating	0x0

#### 1.2.4.1.23. VPU\_REMAP\_CTRL (0x00000060)

Remap control register (REMAP REG ADDR / ATTR / SIZE)

VPU remaps addresses it uses between the physical memory and virtual memory for efficient address management. VPU works with the virtual memory addresses that are translated to the physical addresses. Host processor needs to assign V-CPU code buffer to VPU\_REMAP\_PADDR and VPU\_REMAP\_VADDR to 0, so that VPU can start by reading from VPU\_REMAP\_PADDR considering it is its the base address 0. This register has the configuration fields for remapping.

**Table 1.61. VPU\_REMAP\_CTRL Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
REMAP_GLOBEN	RSVD							AXIID_PROC				ENDIAN				REMAP_IDX				REMAP_PAGE_SIZE_EN	RSVD		REMAP_PSIZE								
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

**Table 1.62. VPU\_REMAP\_CTRL Field Description**

Bit	Name	Type	Function	Reset Value
[31]	REMAP_GLOBEN	RW	Set 1 if you want to change the [30:12] part of this register Default to be 0	0x0
[30:24]	RSVD	RW	Reserved	0x0
[23:20]	AXIID_PROC	RW	Upper AXI-ID for processor bus to distinguish guest OS For virtualization only. Use this value from higher bit of the 4 bits.	0x0
[19:16]	ENDIAN	RW	Endianness for memory access Endian control of memory transactions from processor core	0x0
[15:12]	REMAP_IDX	RW	Remap index Only 0 to 3 are valid.	0x0
[11]	REMAP_PAGE_SIZE_EN	RW	Set 1 if you want to change the REMAP_PSIZE field Default to be 0	0x0
[10:9]	RSVD	RW	Reserved	0x0
[8:0]	REMAP_PSIZE	RW	Remap Page Size (page base should be aligned in 4KB boundary) 0x001: 4K 0x002: 8K 0x004: 16K	0x0

Bit	Name	Type	Function	Reset Value
			0x008: 32K 0x010 : 64K 0x020 : 128K 0x040 : 256K 0x080: 512K 0x100: 1M	

#### 1.2.4.1.24. VPU\_REMAP\_VADDR (0x00000064)

Remap region base address in virtual address space

Virtual address space is an address generated by V-CPU.

To setup Remap region, keep the sequence below.

1. set remap index using REMAP\_IDX in VPU\_REMAP\_CTRL. While setting up, other information should be the same as the previous value
2. set virtual address using VPU\_REMAP\_VADDR
3. set physical address using VPU\_REMAP\_PADDR

**Caution** In case of CODE section (which has REMAP IDX 0), virtual address should be 0x0, since V-CPU always start booting up from virtual address 0. If not, VPU can not boot-up.

**Table 1.63. VPU\_REMAP\_VADDR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
VPU_REMAP_VADDR																				RSVD																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R					

**Table 1.64. VPU\_REMAP\_VADDR Field Description**

Bit	Name	Type	Function	Reset Value
[31:12]	VPU_REMAP_VADDR	RW	Remap region base address in virtual address space. The address should be aligned to 4KB boundary.	0x0
[11:0]	RSVD	R	Reserved	0x0

#### 1.2.4.1.25. VPU\_REMAP\_PADDR (0x00000068)

Remap region base address in physical address space

**Table 1.65. VPU\_REMAP\_PADDR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
VPU_REMAP_PADDR																				RSVD																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R					

Table 1.66. VPU\_REMAP\_PADDR Field Description

Bit	Name	Type	Function	Reset Value
[31:12]	VPU_REMAP_PADDR	RW	Real address(physical address) as a pair of virtual address. It should aligned to 4KB boundary.	0x0
[11:0]	RSVD	R	Reserved	0x0

## 1.2.4.1.26. VPU\_REMAP\_CORE\_START (0x0000006C)

VPU Start Request

Table 1.67. VPU\_REMAP\_CORE\_START Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																																VPU_REMAP_CORE_START
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Table 1.68. VPU\_REMAP\_CORE\_START Field Description

Bit	Name	Type	Function	Reset Value
[31:1]	RSVD	R	Reserved	0x0
[0]	VPU_REMAP_CORE_START	RW	It starts VPU after initial setting has been done. After setting up remap or initial configuration, host should set this register to init VPU.	0x0

## 1.2.4.1.27. VPU\_BUSY\_STATUS (0x00000070)

VPU Busy Status

Table 1.69. VPU\_BUSY\_STATUS Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																																VPU_BUSY_STATUS
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.70. VPU\_BUSY\_STATUS Field Description

Bit	Name	Type	Function	Reset Value
[31:1]	RSVD	R	Reserved	0x0
[0]	VPU_BUSY_STATUS	RW	Command Reentrance Check [0] - host should set this flag just before trying to send a command into command-queue	0x0

Bit	Name	Type	Function	Reset Value
			- firmware clears this flag when a command is queued for processing. - for the case of clock_gating or power_down, please use VPU_VCPU_STATUS register to check the status of VPU.	

#### 1.2.4.1.28. VPU\_HALT\_STATUS (0x00000074)

For power control, status checking of V-CPU

**Table 1.71. VPU\_HALT\_STATUS Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								VPU_HALT_STATUS				VPU_HALT_STATUS_DEBUG			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	RO	RO	RO	RO	RO	RO

**Table 1.72. VPU\_HALT\_STATUS Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4]	VPU_HALT_STATUS	RO	1: V-CPU is on the HALT status	0x0
[3:0]	VPU_HALT_STATUS_DEBUG	RO	for debugging - Eventhough V-CPU is on HALT status, for the clock gating or power down, VPU_VCPU_STATUS should be checked to check pending bus operations.	0x0

#### 1.2.4.1.29. VPU\_VCPU\_STATUS (0x00000078)

V-CPU bus busy and V-CPU status

**Table 1.73. VPU\_VCPU\_STATUS Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																VPU_VCPU_STATUS															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

**Table 1.74. VPU\_VCPU\_STATUS Field Description**

Bit	Name	Type	Function	Reset Value
[31:15]	RSVD	R	Reserved	0x0

Bit	Name	Type	Function	Reset Value
[14:0]	VPU_VCPU_STATUS	RO	If [31:16] is 0x0000, there is no more bus transaction on V-CPU. If [15:0] is 0x0040, V-CPU is on the halt status. Thus, the value returns 0x40, power for VPU can be turned-off	0x0

## 1.2.4.1.30. RSVD (0x0000007C)

Table 1.75. RSVD Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

Table 1.76. RSVD Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	RSVD	RO	Reserved	0x0

## 1.2.4.1.31. RET\_FIO\_STATUS (0x00000080)

Table 1.77. RET\_FIO\_STATUS Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

Table 1.78. RET\_FIO\_STATUS Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	RSVD	RO	Reserved	0x0

## 1.2.4.1.32. RET\_PRODUCT\_NAME (0x00000090)

Table 1.79. RET\_PRODUCT\_NAME Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												HW_NAME			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.80. RET\_PRODUCT\_NAME Field Description

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3:0]	HW_NAME	R	VPU hardware product name It always returns "WAVE" for WAVE5 series IP product.	0x0

**1.2.4.1.33. RET\_PRODUCT\_VERSION (0x00000094)**

VPU hardware product version information.

It returns as follows:

0x5120 for WAVE512

0x5150 for WAVE515

0x5110 for WAVE511

0x5200 for WAVE520

0x5250 for WAVE525

0x5210 for WAVE521

0x521C for WAVE521C

0x521D for WAVE521C-DUAL / Customized version

**Note** | The list is just examples of version code. Version code can be varied without notice

**Table 1.81. RET\_PRODUCT\_VERSION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												HW_VERSION			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.82. RET\_PRODUCT\_VERSION Field Description**

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3:0]	HW_VERSION	R	VPU hardware product version	0x0

**1.2.4.1.34. RET\_VCPU\_CONFIG0 (0x00000098)**

Reserved for Configuration Information

**Table 1.83. RET\_VCPU\_CONFIG0 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.84. RET\_VCPU\_CONFIG0 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	RSVD	R	Configuration Information #0 (internal use only)	0x0

**1.2.4.1.35. RET\_VCPU\_CONFIG1 (0x0000009C)**

Reserved for Configuration Information

**Table 1.85. RET\_VCPU\_CONFIG1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

RSVD																																			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.86. RET\_VCPU\_CONFIG1 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	RSVD	R	Configuration Information #1 (internal use only)	0x0

## 1.2.4.1.36. RET\_CODEC\_STD (0x000000A0)

Reserved for Configuration Information

Table 1.87. RET\_CODEC\_STD Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CODEC_STD																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.88. RET\_CODEC\_STD Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CODEC_STD	R	General Configuration Information (internal use only)	0x0

## 1.2.4.1.37. RET\_CONF\_DATE (0x000000A4)

Reserved for Configuration Information

Table 1.89. RET\_CONF\_DATE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
HW_DATE																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.90. RET\_CONF\_DATE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	HW_DATE	R	The date that the hardware has been configured in YYYYmmdd in digit (internal use only)	0x0

## 1.2.4.1.38. RET\_CONF\_REVISION (0x000000A8)

Reserved for Configuration Information

Table 1.91. RET\_CONF\_REVISION Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---



HW_REVISION																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.92. RET\_CONF\_REVISION Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	HW_REVISION	R	The revision number when the hardware has been configured (internal use only)	0x0

## 1.2.4.1.39. RET\_CONF\_TYPE (0x000000AC)

Reserved for Configuration Information

Table 1.93. RET\_CONF\_TYPE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
HW_TYPE																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.94. RET\_CONF\_TYPE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	HW_TYPE	R	The define value used in hardware configuration (internal use only)	0x0

## 1.2.4.1.40. RET\_VCORE0\_CFG (0x000000B0)

Reserved for Configuration Information

Table 1.95. RET\_VCORE0\_CFG Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CONFIG_VORE0																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.96. RET\_VCORE0\_CFG Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CONFIG_VORE0	R	The VCORE0 Configuration Information (internal use only)	0x0

## 1.2.4.1.41. RET\_VCORE1\_CFG (0x000000B4)

Reserved for Configuration Information

Table 1.97. RET\_VCORE1\_CFG Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONFIG_VORE1																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.98. RET\_VCORE1\_CFG Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CONFIG_VORE1	R	The VCORE1 Configuration Information (internal use only)	0x0

## 1.2.4.1.42. RET\_VCORE2\_CFG (0x000000B8)

Reserved for Configuration Information

Table 1.99. RET\_VCORE2\_CFG Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONFIG_VORE2																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.100. RET\_VCORE2\_CFG Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CONFIG_VORE2	R	The VCORE2 Configuration Information (internal use only)	0x0

## 1.2.4.1.43. RET\_VCORE3\_CFG (0x000000BC)

Reserved for Configuration Information

Table 1.101. RET\_VCORE3\_CFG Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONFIG_VORE3																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.102. RET\_VCORE3\_CFG Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CONFIG_VORE3	R	The VCORE3 Configuration Information (internal use only)	0x0

#### 1.2.4.1.44. VPU\_RET\_VCORE\_PRESET (0x000000C0)

Number of VCOREs present (turn on cores)

**Table 1.103. VPU\_RET\_VCORE\_PRESET Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																VCORE_PRESENT															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.104. VPU\_RET\_VCORE\_PRESET Field Description**

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3:0]	VCORE_PRESENT	R	Each bit represnets turn-on VCORE [0]: VCORE0 [1]: VCORE1 [2]: VCORE2 [3]: VCORE3	0x0

## 1.2.4.2. Command I/O Register Descriptions

### 1.2.4.2.1. Common Parameter Registers

These are the I/O parameter registers which are defined in common for all the commands. Host processor can set arguments or check return values on these registers regardless of the command type.

#### 1.2.4.2.1.1. COMMAND (0x00000100)

Command to run VPU

Depending on the value of command, host interface registers in 0x104 and from 0x114 to 0x1DC might mean different things.

**Table 1.105. COMMAND Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COMMAND																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

**Table 1.106. COMMAND Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	COMMAND	RW	0x0001 : INIT_VPU 0x0002 : WAKEUP_VPU 0x0004 : SLEEP_VPU 0x0008 : CREATE_INST 0x0010 : FLUSH_INST 0x0020 : DESTROY_INST 0x0040 : INIT_SEQ 0x0080 : SET_FB 0x0100 : ENC_PIC / DEC_PIC 0x0200 : ENC_SET_PARAM 0x4000 : QUERY 0x8000 : UPDATE_BS	0x0

#### 1.2.4.2.1.2. CMD\_OPTION (0x00000104)

Option for the command. Details of the option will be described in register sheet for each command.

If the register is not presented in the command sheet, CMD\_OPTION is not used for the command.

**Table 1.107. CMD\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.108. CMD\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	RSVD	R/W	Reserved	0x0

**1.2.4.2.1.3. RET\_SUCCESS (0x00000108)**

Result of the command

If the value is not 0x1, check the reason.

**Table 1.109. RET\_SUCCESS Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																RUN_CMD_STATUS															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.110. RET\_SUCCESS Field Description**

Bit	Name	Type	Function	Reset Value
[31:2]	RSVD	R	Reserved	0x0
[1:0]	RUN_CMD_STATUS	R/W	00: FAIL 01: SUCCESS 10: SUCCESS_WITH_WARNING	0x0

**1.2.4.2.1.4. RET\_FAIL\_REASON (0x0000010C)**

Fail reason of the run command

**Table 1.111. RET\_FAIL\_REASON Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FAIL_REASON																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.112. RET\_FAIL\_REASON Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FAIL_REASON	R/W	Please refer to <a href="#">Section B.1, “System Error”</a> defining errors that VPU might have.	0x0

**1.2.4.2.1.5. CMD\_INSTANCE\_INFO (0x00000110)**

Instance information

**Table 1.113. CMD\_INSTANCE\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

CODEC_STD																INST_INDEX													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.114. CMD\_INSTANCE\_INFO Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	CODEC_STD	R/W	Codec standard to run STD_HEVC_DEC = 0x00 STD_HEVC_ENC = 0x01 STD_AVC_DEC = 0x02 STD_AVC_ENC = 0x03	0x0
[15:0]	INST_INDEX	R/W	Instance Index VPU can encode or decode more than one instance simultaneously. If multiple instances are running, each instance must have its own process index that is assigned by this register. For example, two instances are running simultaneously, the first instance has the process index 0, the second instance has the process index 1. Instance index shall be in the range of 0 to 31, inclusive.	0x0

#### 1.2.4.2.1.6. RET\_QUEUE\_STATUS (0x000001E0)

Table 1.115. RET\_QUEUE\_STATUS Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD								QUEUED_COMMAND_NUM_CURRENT_ISNT								QUEUED_COMMAND_NUM															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.116. RET\_QUEUE\_STATUS Field Description

Bit	Name	Type	Function	Reset Value
[31:24]	RSVD	R	Reserved	0x0
[23:16]	QUEUED_COMMAND_NUM_CURRENT_ISNT	R/W	The number of queued command for the current instance	0x0
[15:0]	QUEUED_COMMAND_NUM	R/W	The number of queued command	0x0

**1.2.4.2.1.7. RET\_BS\_EMPTY (0x000001E4)**

Valid when CPB empty interrupt is asserted(Decoder Only)

**Table 1.117. RET\_BS\_EMPTY Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS_EMPTY_INST_FLAG																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.118. RET\_BS\_EMPTY Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	BS_EMPTY_INST_FLAG	R/W	BS_EMPTY_INST_FLAG = 1 << instance_index When bitstream data in CPB is not sufficient to completes INIT_SEQ command or DEC_PIC command of an instance, VPU triggers an interrupt to host to request feeding additional bistream data with the instance index. Host can identify which instance's CPB is in empty status with instance_index. This field is ignored after BS_EMPTY interrupt service is done. NOTE: This field is not asserted for the encoder instances.	0x0

**1.2.4.2.1.8. RET\_QUEUED\_CMD\_DONE (0x000001E8)**

Valid when Queued command done

**Table 1.119. RET\_QUEUED\_CMD\_DONE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
QUEUED_CMD_INST_FLAG																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.120. RET\_QUEUED\_CMD\_DONE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	QUEUED_CMD_INST_FLAG	R/W	QUEUED_CMD_INST_FLAG = 1 << instance_index. When VPU completes internal processing of queueable command, such as ENC_SET_PARAM,	0x0

Bit	Name	Type	Function	Reset Value
			ENC_PIC command for encoder instance and INIT_SEQ, DEC_PIC command for decoder instance, is ready to output the processing result to host, VPU triggers an interrupt to host with the instance index. Host can receive the output result information of the instance indicated by instance_index. This field is ignored after handling interrupt service for the queueable command.	

#### 1.2.4.2.1.9. RET\_SRC\_RELEASE (0x000001EC)

Flag for source buffer releasing

**Table 1.121. RET\_SRC\_RELEASE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SRC_RELEASE_INST_FLAG																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.122. RET\_SRC\_RELEASE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	SRC_RELEASE_INST_FLAG	R	Valid only if encoder products which support fast source releasing feature (WAVE521 or later) Notify released source indexes while encoding prior to QUERY command. - The register means bit-wise indicator for each index. For each bit position, - 1 means the source_buffer[bit_pos] is released - 0 means the source_buffer[bit_pos] is not touched (should be maintained)	0x0

#### 1.2.4.2.1.10. RET\_PARSING\_INSTANCE\_INFO (0x000001F0)

A working instance index on prescan stage (for internal use only)

**Table 1.123. RET\_PARSING\_INSTANCE\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRES_INST_ID_CORE3								PRES_INST_ID_CORE2								PRES_INST_ID_CORE1								PRES_INST_ID_CORE0							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R



**Table 1.124. RET\_PARSING\_INSTANCE\_INFO Field Description**

Bit	Name	Type	Function	Reset Value
[31:24]	PRES_INST_ID_CORE3	R	An instance index on prescan core #3	0x0
[23:16]	PRES_INST_ID_CORE2	R	An instance index on prescan core #2	0x0
[15:8]	PRES_INST_ID_CORE1	R	An instance index on prescan core #1	0x0
[7:0]	PRES_INST_ID_CORE0	R	An instance index on prescan core #0	0x0

**1.2.4.2.1.11. RET\_DECODING\_INSTANCE\_INFO (0x000001F4)**

A working instance index on decoding stage (for internal use only)

**Table 1.125. RET\_DECODING\_INSTANCE\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEC_INST_ID_CORE3								DEC_INST_ID_CORE2								DEC_INST_ID_CORE1								DEC_INST_ID_CORE0							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.126. RET\_DECODING\_INSTANCE\_INFO Field Description**

Bit	Name	Type	Function	Reset Value
[31:24]	DEC_INST_ID_CORE3	R	An instance index on vcore core #3	0x0
[23:16]	DEC_INST_ID_CORE2	R	An instance index on vcore core #2	0x0
[15:8]	DEC_INST_ID_CORE1	R	An instance index on vcore core #1	0x0
[7:0]	DEC_INST_ID_CORE0	R	An instance index on vcore core #0	0x0

**1.2.4.2.1.12. RET\_ENCODING\_INSTANCE\_INFO (0x000001F8)**

A working instance index on packing stage (for internal use only)

**Table 1.127. RET\_ENCODING\_INSTANCE\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PACK_INST_ID_CORE3								PACK_INST_ID_CORE2								PACK_INST_ID_CORE1								PACK_INST_ID_CORE0							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.128. RET\_ENCODING\_INSTANCE\_INFO Field Description**

Bit	Name	Type	Function	Reset Value
[31:24]	PACK_INST_ID_CORE3	R	An instance index on packing core #3 (reserved for encoder)	0x0

Bit	Name	Type	Function	Reset Value
[23:16]	PACK_INST_ID_CORE2	R	An instance index on packing core #2 (reserved for encoder)	0x0
[15:8]	PACK_INST_ID_CORE1	R	An instance index on packing core #1 (reserved for encoder)	0x0
[7:0]	PACK_INST_ID_CORE0	R	An instance index on packing core #0 (reserved for encoder)	0x0

#### 1.2.4.2.1.13. RET\_DONE\_INSTANCE\_INFO (0x000001FC)

Picture done interrupt instance index

**Table 1.129. RET\_DONE\_INSTANCE\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																DONE_INST_IDX															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W

**Table 1.130. RET\_DONE\_INSTANCE\_INFO Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4:0]	DONE_INST_IDX	R/W	Picture done interrupt instance index	0x0

### 1.2.4.2.2. INIT\_VPU Command Parameter Registers

These are command I/O registers where Host processor can set arguments for the INIT\_VPU command or get return values.

#### 1.2.4.2.2.1. ADDR\_CODE\_BASE (0x00000110)

Code buffer base address

**Table 1.131. ADDR\_CODE\_BASE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CODE_BUF_BASE																RSVD															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.132. ADDR\_CODE\_BASE Field Description**

Bit	Name	Type	Function	Reset Value
[31:12]	CODE_BUF_BASE	R/W	Base address of V-CPU micro code buffer It should be aligned to 4KB range.	0x0
[11:0]	RSVD	R	Reserved	0x0

#### 1.2.4.2.2.2. CODE\_SIZE (0x00000114)

Code buffer size

**Table 1.133. CODE\_SIZE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CODE_BUF_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.134. CODE\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CODE_BUF_SIZE	R/W	Size of CODE buffer It should be aligned to 4KB range.	0x0

#### 1.2.4.2.2.3. CODE\_PARAM (0x00000118)

Code buffer parameters

**Table 1.135. CODE\_PARAM Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

RSVD																								CODE_AXIID				CODE_ENDIAN			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Table 1.136. CODE\_PARAM Field Description

Bit	Name	Type	Function	Reset Value
[31:8]	RSVD	R	Reserved	0x0
[7:4]	CODE_AXIID	R/W	AXI-ID for the V-CPU part (for virtualization)	0x0
[3:0]	CODE_ENDIAN	R/W	Endianness	0x0

## 1.2.4.2.2.4. CMD\_INIT\_ADDR\_TEMP\_BASE (0x0000011C)

Temporal buffer base address

Table 1.137. CMD\_INIT\_ADDR\_TEMP\_BASE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEMP_BUF_BASE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.138. CMD\_INIT\_ADDR\_TEMP\_BASE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	TEMP_BUF_BASE	R/W	Base address of temporal buffer for this frame  <b>Note</b>   Each V-CORE should set this field for its own temporal buffer.	0x0

## 1.2.4.2.2.5. CMD\_INIT\_TEMP\_SIZE (0x00000120)

Temporal buffer size

Table 1.139. CMD\_INIT\_TEMP\_SIZE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEMP_BUF_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.140. CMD\_INIT\_TEMP\_SIZE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	TEMP_BUF_SIZE	R/W	Temporal buffer size for the frame	0x0

## 1.2.4.2.2.6. CMD\_INIT\_ADDR\_SEC\_AXI (0x00000124)

Secondary AXI base address

It is valid only when USE\_SEC\_AXI is not 0.

Table 1.141. CMD\_INIT\_ADDR\_SEC\_AXI Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SEC_AXI_BASE																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.142. CMD\_INIT\_ADDR\_SEC\_AXI Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	SEC_AXI_BASE	R/W	The base address of secondary AXI memory	0x0

## 1.2.4.2.2.7. CMD\_INIT\_SEC\_AXI\_SIZE (0x00000128)

Secondary AXI memory size

It is valid only when USE\_SEC\_AXI is not 0.

Table 1.143. CMD\_INIT\_SEC\_AXI\_SIZE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SEC_AXI_MEM_SIZE																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.144. CMD\_INIT\_SEC\_AXI\_SIZE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	SEC_AXI_MEM_SIZE	R/W	The size of secondary AXI temporal buffer	0x0

## 1.2.4.2.2.8. CMD\_INIT\_HW\_OPTION (0x0000012C)

VPU hardware option

Table 1.145. CMD\_INIT\_HW\_OPTION Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

UART_OPTION																RSVD															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.146. CMD\_INIT\_HW\_OPTION Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	UART_OPTION	R/W	UART Divisor	0x0
[15:0]	RSVD	R	Reserved	0x0

## 1.2.4.2.2.9. CMD\_WAKEUP\_SYSTEM\_CLOCK (0x00000130)

Time out count

Table 1.147. CMD\_WAKEUP\_SYSTEM\_CLOCK Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																SYSTEM_CLOCK															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.148. CMD\_WAKEUP\_SYSTEM\_CLOCK Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	RSVD	R	Reserved	0x0
[15:0]	SYSTEM_CLOCK	R/W	System clock information for checking watchdog timer (Reserved)	0x0

### 1.2.4.2.3. WAKEUP\_VPU Command Parameter Registers

These are command I/O registers where Host processor can set arguments for the WAKEUP\_VPU command or get return values.

#### 1.2.4.2.3.1. CMD\_WAKEUP\_ADDR\_CODE\_BASE (0x00000110)

Code buffer base address

**Table 1.149. CMD\_WAKEUP\_ADDR\_CODE\_BASE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CODE_BUF_BASE																RSVD															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.150. CMD\_WAKEUP\_ADDR\_CODE\_BASE Field Description**

Bit	Name	Type	Function	Reset Value
[31:12]	CODE_BUF_BASE	R/W	Base address of V-CPU micro code buffer It should be aligned to 4KB range.	0x0
[11:0]	RSVD	R	Reserved	0x0

#### 1.2.4.2.3.2. CMD\_WAKEUP\_CODE\_SIZE (0x00000114)

Code buffer size

**Table 1.151. CMD\_WAKEUP\_CODE\_SIZE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CODE_BUF_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.152. CMD\_WAKEUP\_CODE\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CODE_BUF_SIZE	R/W	Size of CODE buffer It should be aligned to 4KB range.	0x0

#### 1.2.4.2.3.3. CMD\_WAKEUP\_CODE\_PARAM (0x00000118)

Code buffer parameter

**Table 1.153. CMD\_WAKEUP\_CODE\_PARAM Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

RSVD																								CODE_AXIID				CODE_ENDIAN			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Table 1.154. CMD\_WAKEUP\_CODE\_PARAM Field Description

Bit	Name	Type	Function	Reset Value
[31:8]	RSVD	R	Reserved	0x0
[7:4]	CODE_AXIID	R/W	AXI-ID for the V-CPU part (for virtualization)	0x0
[3:0]	CODE_ENDIAN	R/W	Endianness	0x0

## 1.2.4.2.3.4. CMD\_WAKEUP\_ADDR\_TEMP\_BASE (0x0000011C)

Temporal buffer base address

Table 1.155. CMD\_WAKEUP\_ADDR\_TEMP\_BASE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEMP_BUF_BASE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.156. CMD\_WAKEUP\_ADDR\_TEMP\_BASE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	TEMP_BUF_BASE	R/W	Base address of temporal buffer for this frame  <b>Note</b>   Each V-CORE should set this field for its own temporal buffer.	0x0

## 1.2.4.2.3.5. CMD\_WAKEUP\_TEMP\_SIZE (0x00000120)

Temporal buffer size

Table 1.157. CMD\_WAKEUP\_TEMP\_SIZE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEMP_BUF_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



**Table 1.158. CMD\_WAKEUP\_TEMP\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	TEMP_BUF_SIZE	R/W	Temporal buffer size for this frame	0x0

**1.2.4.2.3.6. CMD\_WAKEUP\_ADDR\_SEC\_AXI (0x00000124)**

Secondary AXI base address

**Table 1.159. CMD\_WAKEUP\_ADDR\_SEC\_AXI Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEC_AXI_BASE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.160. CMD\_WAKEUP\_ADDR\_SEC\_AXI Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	SEC_AXI_BASE	R/W	The base address of secondary AXI memory It is valid only when USE_SEC_AXI is not 0.	0x0

**1.2.4.2.3.7. CMD\_WAKEUP\_SEC\_AXI\_SIZE (0x00000128)**

Secondary AXI memory size

**Table 1.161. CMD\_WAKEUP\_SEC\_AXI\_SIZE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEC_AXI_MEM_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.162. CMD\_WAKEUP\_SEC\_AXI\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	SEC_AXI_MEM_SIZE	R/W	The size of secondary AXI temporal buffer It is valid only when USE_SEC_AXI is not 0.	0x0

**1.2.4.2.3.8. CMD\_WAKEUP\_HW\_OPTION (0x0000012C)**

VPU hardware option

**Table 1.163. CMD\_WAKEUP\_HW\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

UART_OPTION																RSVD															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.164. CMD\_WAKEUP\_HW\_OPTION Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	UART_OPTION	R/W	UART Divisor	0x0
[15:0]	RSVD	R	Reserved	0x0

## 1.2.4.2.3.9. CMD\_WAKEUP\_SYSTEM\_CLOCK (0x00000130)

Time out count

Table 1.165. CMD\_WAKEUP\_SYSTEM\_CLOCK Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSTEM_CLOCK																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.166. CMD\_WAKEUP\_SYSTEM\_CLOCK Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	SYSTEM_CLOCK	R/W	System clock information for checking Watchdog timer	0x0

#### 1.2.4.2.4. CREATE\_INST Command Parameter Registers for Decoder

These are command I/O registers where Host processor can set arguments for the CREATE\_INST command or get return values.

##### 1.2.4.2.4.1. CMD\_CREATE\_INST\_ADDR\_WORK\_BASE (0x00000114)

Work buffer base address

**Table 1.167. CMD\_CREATE\_INST\_ADDR\_WORK\_BASE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WORK_BUF_BASE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.168. CMD\_CREATE\_INST\_ADDR\_WORK\_BASE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	WORK_BUF_BASE	R/W	Base address of work buffer for each instance This address should be aligned in 4KB boundary.	0x0

##### 1.2.4.2.4.2. CMD\_CREATE\_INST\_WORK\_SIZE (0x00000118)

Work buffer size

**Table 1.169. CMD\_CREATE\_INST\_WORK\_SIZE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WORK_BUF_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.170. CMD\_CREATE\_INST\_WORK\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	WORK_BUF_SIZE	R/W	Size of work buffer (4KB boundary) The size of work buffer should be larger than required minimum work buffer size. This address should be aligned in 4KB boundary.	0x0

##### 1.2.4.2.4.3. CMD\_CREATE\_INST\_BS\_START\_ADDR (0x0000011C)

Bitstream buffer start address

**Table 1.171. CMD\_CREATE\_INST\_BS\_START\_ADDR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

BS_START_ADDR																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.172. CMD\_CREATE\_INST\_BS\_START\_ADDR Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	BS_START_ADDR	R/W	Start Address of Bitstream Buffer (fixed in ring buffer mode) It should be aligned in bus width (128bit/16 byte).	0x0

**1.2.4.2.4.4. CMD\_CREATE\_INST\_BS\_SIZE (0x00000120)**

Bitstream buffer size

**Table 1.173. CMD\_CREATE\_INST\_BS\_SIZE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
BS_BUF_SIZE																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.174. CMD\_CREATE\_INST\_BS\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	BS_BUF_SIZE	R/W	Size of Bistream buffer (fixed in ring buffer mode) It should be aligned in bus width (128bit/16byte).	0x0

**1.2.4.2.4.5. CMD\_CREATE\_INST\_BS\_PARAM (0x00000124)**

Bitstream buffer parameters

**Table 1.175. CMD\_CREATE\_INST\_BS\_PARAM Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												BS_ENDIAN			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

**Table 1.176. CMD\_CREATE\_INST\_BS\_PARAM Field Description**

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3:0]	BS_ENDIAN	R/W	Endianness of bitstream buffer	0x0

## 1.2.4.2.4.6. CMD\_CREATE\_INST\_NUM\_CQ\_DEPTH\_M1 (0x0000013C)

Table 1.177. CMD\_CREATE\_INST\_NUM\_CQ\_DEPTH\_M1 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												NUM_CQ_DEPTH_M1			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W

Table 1.178. CMD\_CREATE\_INST\_NUM\_CQ\_DEPTH\_M1 Field Description

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3:0]	NUM_CQ_DEPTH_M1	R/W	Depth of Queue for the instance (1~16) with minus1	0x0

## 1.2.4.2.4.7. CMD\_CREATE\_INST\_VCORE\_INFO (0x00000194)

Table 1.179. CMD\_CREATE\_INST\_VCORE\_INFO Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																				MAX_VCORE_NUM				VCORE_CORE_IDC				USE_VCORE_NUM				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.180. CMD\_CREATE\_INST\_VCORE\_INFO Field Description

Bit	Name	Type	Function	Reset Value
[31:12]	RSVD	R	Reserved	0x0
[11:8]	MAX_VCORE_NUM	R/W	Maximum number of VCORE	0x0
[7:4]	VCORE_CORE_IDC	R/W	VCORE core idc 0 : Firmware allocates a core idc for the instance. (default) 1 : HOST specifies core 0 for the instance when USE_VCORE_NUM is 1. 2 : HOST specifies core 1 for the instance when USE_VCORE_NUM is 1.	0x0
[3:0]	USE_VCORE_NUM	R/W	The number of VCORE core in use. It must be smaller than MAX_VCORE_NUM. 1: single core (default) 2 : dual core	0x0

### 1.2.4.2.5. INIT\_SEQ Command Parameter Registers

These are command I/O registers where Host processor can set arguments for the INIT\_SEQ command.

#### 1.2.4.2.5.1. CMD\_INIT\_SEQ\_OPTION (0x00000104)

Decode picture header option

**Table 1.181. CMD\_INIT\_SEQ\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
RSVD																								INIT_SEQ_OPTION											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W				

**Table 1.182. CMD\_INIT\_SEQ\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:6]	RSVD	R	Reserved	0x0
[5:0]	INIT_SEQ_OPTION	R/W	0x01: INIT_SEQ 0x11: INIT_SEQ (w/ Thumbnail mode)	0x0

#### 1.2.4.2.5.2. CMD\_BS\_RD\_PTR (0x00000118)

Bistream buffer read pointer

**Table 1.183. CMD\_BS\_RD\_PTR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RD_PTR																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.184. CMD\_BS\_RD\_PTR Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	RD_PTR	R/W	Start address of bitstream for handling current command Host processor cannot update this register in the middle of decoding. It is only allowed to update this before decoding has started. VPU also updates this (RET_ADDR_BS_RD_PTR) with end address of a NAL, when a NAL is decoded.	0x0

#### 1.2.4.2.5.3. CMD\_BS\_WR\_PTR (0x0000011C)

Bistream buffer write pointer

**Table 1.185. CMD\_BS\_WR\_PTR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

WR_PTR																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.186. CMD\_BS\_WR\_PTR Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	WR_PTR	R/W	End address of bitstream for handling current command Host can update this register anytime. If a bitstream_empty interrupt is asserted, host processor should do either feed more bitstream and update WR_PTR or set EXPLICIT_END to complete decoding anyhow.	0x0

## 1.2.4.2.5.4. CMD\_BS\_OPTIONS (0x00000120)

Bistream buffer option

Table 1.187. CMD\_BS\_OPTIONS Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												STREAM_END	EXPLICIT_END		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.188. CMD\_BS\_OPTIONS Field Description

Bit	Name	Type	Function	Reset Value
[31:2]	RSVD	R/W	Reserved	0x0
[1]	STREAM_END	R/W	This field makes VPU assume Stream End when there is no stream to feed in the buffer.	0x0
[0]	EXPLICIT_END	R/W	<p>Explicit End When this field is set to 1, VPU assumes that bitstream buffer has at least one single frame and follows the tasks below.</p> <ol style="list-style-type: none"> <li>1. VPU decodes until the end of bitstream buffer (WR_PTR) even if the last 3 bytes are all 0.</li> <li>2. VPU returns success if it has decoded a frame successfully.</li> </ol> <p>If bitstream is insufficient to complete decoding a frame, VPU performs what it is supposed to do with the specified task in BS_SHORTAGE_OPTION of BS_PARAM. If this flag is 0,</p> <ol style="list-style-type: none"> <li>1. VPU decodes to the almost end of bitstream buffer (WR_PTR), but not to some bytes (less than 3). It intentionally does not consume some a few bytes, because VPU is not sure if the last bytes are the start code of next NAL or they might not fill the offset in the CABAC.</li> <li>2. VPU returns success if it has decoded a frame successfully.</li> </ol> <p>If bitstream is insufficient to complete decoding a frame, VPU stops decoding and waits for more bitstream to be filled. Then host pro-</p>	0x0

Bit	Name	Type	Function	Reset Value
			<p>cessor can do either feed bitstream more or set EXPLICIT_END to complete decoding anyhow.            BITSTREAM_EMPTY interrupt is asserted when            EXPLICIT_END = 0 or            when bitstream buffer is near empty (not real empty) for seamless decoding.</p> <p><b>Caution</b>   Host processor can set this register any time, but cannot clear during command processing.</p>	



### 1.2.4.2.6. SET\_FB Command Parameter Registers for Decoder

These are command I/O registers where Host processor can set arguments for the SET\_FB command or get return values.

#### 1.2.4.2.6.1. CMD\_SET\_FB\_OPTION (0x00000104)

SET\_FB command options

**Table 1.189. CMD\_SET\_FB\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD					NON_REF_FBC_WRITING	RSVD						FB_ENDIAN				RSVD										SETUP_DONE	FB_GROUP_INDICATOR	SET_FB_MODE			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	RW	RW	RW

**Table 1.190. CMD\_SET\_FB\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:27]	RSVD	R	Reserved	0x0
[26]	NON_REF_FBC_WRITING	R/W	0 : disable FBC writing for non-reference pictures. (default) 1 : enable FBC writing for all pictures for verification.	0x0
[25:20]	RSVD	R/W	Reserved	0x0
[19:16]	FB_ENDIAN	R/W	Framebuffer endianness	0x0
[15:5]	RSVD	R	Reserved	0x0
[4]	SETUP_DONE	R/W	Setup Done Please set this flag as 1 when setup for frame buffer is done	0x0
[3]	FB_GROUP_INDICATOR	R/W	First framebuffer group indicator	0x0
[2:0]	SET_FB_MODE	RW	<b>0 : Set FB</b> 1 : Update FB	0x0

#### 1.2.4.2.6.2. CMD\_SET\_FB\_COMMON\_PIC\_INFO (0x00000118)

DPB Information

This fields are valid only if SET\_FB\_MODE is 0.

**Table 1.191. CMD\_SET\_FB\_COMMON\_PIC\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

RSVD	AFBC_ENABLE	SCL_ENABLE	BWB_ENABLE	RSVD	PIXEL_ORDER_MODE	PIXEL_OUTPUT_MODE	PIXEL_FORMAT	CHROMA_OUTPUT_FORMAT	DPB_STRIDE
0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.192. CMD\_SET\_FB\_COMMON\_PIC\_INFO Field Description

Bit	Name	Type	Function	Reset Value
[31]	RSVD	R/W	Reserved	0x0
[30]	AFBC_ENABLE	R/W	This field enables VPU to generate AFBC(Arm Frame Buffer Compression) format of decoded frames. 0: BWB format 1: AFBC format  <b>Note</b>   This is valid only if AFBC hardware is included in the product.	0x0
[29]	SCL_ENABLE	R/W	This field indicates whether output scaling is enabled or not. 0: Scaling disable 1: Scaling enable This field is valid only if BWB_ENABLE is 1.  <b>Note</b>   This is valid only if scaler hardware is included in the product.	0x0
[28]	BWB_ENABLE	R/W	This field indicates whether target frame buffers are used for uncompressed linear frame. 0: Target frame buffers are compressed frames. 1: Target frame buffers are uncompressed linear frames.	0x0
[27:24]	RSVD	R/W	Reserved	0x0
[23]	PIXEL_ORDER_MODE	R/W	Pixel ordering in a bus word 0: decreasing ordering - pixel position is decreasing as byte address in a bus is increasing. 1: incrsy ordering - pixel position is increasing as byte address in a bus is increasing.  <b>Note</b>   Pixel position is always increasing as word address is increasing. This field is valid only if BWB_ENABLE is 1.	0x0
[22:20]	PIXEL_OUTPUT_MODE	R/W	[22] 0 : MSB justified pixel 1 : LSB justified pixel [21:20] 0 : BWB output mode 0 (10bit/pixel -> 8bit/pixel) 1 : BWB output mode 1 (16bit/pixel) 2 : BWB output mode 2 (32bit/pixel) PIXEL_OUTPUT_MODE cannot be 2 if Chroma Output Format (COMMON_PIC_INFO[18:16]) is set as packed mode (4~7)	0x0

Bit	Name	Type	Function	Reset Value
			Valid only if BWB_ENABLE is 1 or SCL_ENABLE is 1.	
[19]	PIXEL_FORMAT	R/W	0 : YCbCr420 1 : YCbCr422 The default value is 0. Valid only if both BWB_ENABLE and SCL_ENABLE are 1.	0x0
[18:16]	CHROMA_OUTPUT_FORMAT	R/W	BWB Chroma format 0 : Planar mode - YV12 when YCbCr420, YV16 when YCbCr422 1 : Semi-planar mode, Cb/Cr interleaved - NV12 when YCbCr420, NV16 when YCbCr422 3 : Semi-planar mode, Cb/Cr interleaved - NV21 when YCbCr420, NV61 when YCbCr422 Valid only if BWB_ENABLE is 1 or SCL_ENABLE is 1.	0x0
[15:0]	DPB_STRIDE	R/W	Stride for the storing alignment	0x0

#### 1.2.4.2.6.3. CMD\_SET\_FB\_PIC\_SIZE (0x0000011C)

Decoded Picture Size

**Table 1.193. CMD\_SET\_FB\_PIC\_SIZE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DPB_WIDTH																DPB_HEIGHT															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

**Table 1.194. CMD\_SET\_FB\_PIC\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	DPB_WIDTH	R/W	DPB Picture Width	0x0
[15:0]	DPB_HEIGHT	R/W	DPB Picture Height	0x0

#### 1.2.4.2.6.4. CMD\_SET\_FB\_NUM (0x00000120)

Option of set frame buffer

**Table 1.195. CMD\_SET\_FB\_NUM Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																FB_NUM_START						RSVD			FB_NUM_END						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W

**Table 1.196. CMD\_SET\_FB\_NUM Field Description**

Bit	Name	Type	Function	Reset Value
[31:13]	RSVD	R	Reserved	0x0
[12:8]	FB_NUM_START	R/W	The number of start frame buffer to set using SET_FRAME_BUFFER comamnd. This field is valid only if SET_FB_MODE is 0.	0x0
[7:5]	RSVD	R	Reserved	0x0
[4:0]	FB_NUM_END	R/W	The number of end frame buffer to set using SET_FRAME_BUFFER comamnd. This field is valid only if SET_FB_MODE is 0.	0x0

**1.2.4.2.6.5. CMD\_SET\_FB\_ADDR\_LUMA\_BASE0 (0x00000134)**

Luma base address of DPB index 0

**Note** | CMD\_SET\_FB\_ADDR\_LUMA\_BASE0(0x134) to CMD\_SET\_FB\_ADDR\_MV\_COL7(0x1D0) are valid only if SET\_FB\_MODE is 0.

**Table 1.197. CMD\_SET\_FB\_ADDR\_LUMA\_BASE0 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LUMA_BASE0																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.198. CMD\_SET\_FB\_ADDR\_LUMA\_BASE0 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE0	R/W	This is the luma base address of DPB index 0. According to the frame output setting by CMD_SET_FB_COMMON_PIC_INFO, DPB index 0 can be : If BWB_ENABLE is 0, it is compressed luma base address of DPB index 0. If BWB_ENABLE is 1, it is uncompressed luma base address of DPB index 0. If AFBC_ENABLE is 1, it is AFBC-compressed luma/chroma base address of DPB index 0. If CMD_SET_FB_INPLACE_MODE is 1, it is start address of luma inplace ring buffer index 0.	0x0

**1.2.4.2.6.6. CMD\_SET\_FB\_ADDR\_CB\_BASE0 (0x00000138)**

Cb base address of DPB index 0

**Table 1.199. CMD\_SET\_FB\_ADDR\_CB\_BASE0 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB_BASE0																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE0	R/W	<p>If BWB_ENABLE is 0, it is compressed Cb base address of DPB index 0.</p> <p>If BWB_ENABLE is 1, it is uncompressed Cb/Cr base address of DPB index 0</p> <p>If CMD_SET_FB_INPLACE_MODE is 1, it is start address of Cb/Cr in-place ring buffer index 0.</p>	0x0

## Cr base address of DPB index 0

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE0	R/W	Cr base address of DPB index 0 unless FBC is used.	0x0

## Compressed luma offset base address of DPB index 0

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_LUMA_OFFSET_BASE0	R/W	Compressed Luma offset table base address of DPB index 0 when FBC is used	0x0

**1.2.4.2.6.9. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET0 (0x00000140)**

Compressed chroma offset base address of DPB index 0

**Table 1.205. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET0 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FBC_CHROMA_OFFSET_BASE0																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.206. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET0 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE0	R/W	If FBC is used, this is chroma offset base address of DPB index 0. Otherwise, it is ignored.	0x0

**1.2.4.2.6.10. CMD\_SET\_FB\_ADDR\_LUMA\_BASE1 (0x00000144)**

Luma base address of DPB index 1

**Table 1.207. CMD\_SET\_FB\_ADDR\_LUMA\_BASE1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LUMA_BASE1																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.208. CMD\_SET\_FB\_ADDR\_LUMA\_BASE1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE1	R/W	Luma base address of DPB index 1 unless FBC or AFBC is used. If FBC is used, this is compressed Luma base address of DPB index 1. If AFBC is used, this is AFBC-compressed luma/chroma base address of DPB index 1. If inplace ring buffer is enabled, this is start address of luma inplace ring buffer index 1.	0x0

**1.2.4.2.6.11. CMD\_SET\_FB\_ADDR\_CB\_BASE1 (0x00000148)**

Cb base address of DPB index 1

**Table 1.209. CMD\_SET\_FB\_ADDR\_CB\_BASE1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB_BASE1																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.210. CMD\_SET\_FB\_ADDR\_CB\_BASE1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE1	R/W	Cb base address of DPB index 1 unless FBC is used. If FBC is used, this is compressed Cb and Cr base address of DPB index 1. If inplace ring buffer is enabled, this is start address of chroma inplace ring buffer index 1.	0x0

**1.2.4.2.6.12. CMD\_SET\_FB\_ADDR\_CR\_BASE1 (0x0000014C)**

Cr base address of DPB index 1

**Table 1.211. CMD\_SET\_FB\_ADDR\_CR\_BASE1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR_BASE1																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.212. CMD\_SET\_FB\_ADDR\_CR\_BASE1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE1	R/W	Cr base address of DPB index 1 unless FBC is used.	0x0

**1.2.4.2.6.13. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET1 (0x0000014C)**

Compressed luma offset base address of DPB index 1

**Table 1.213. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FBC_LUMA_OFFSET_BASE1																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.214. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_LUMA_OFFSET_BASE1	R/W	Compressed Luma offset table base address of DPB index 1 when FBC is used.	0x0

**1.2.4.2.6.14. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET1 (0x00000150)**

Compressed chroma offset base address of DPB index 1

**Table 1.215. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FBC_CHROMA_OFFSET_BASE1																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.216. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE1	R/W	If FBC is used, this is chroma offset base address of DPB index 1. Otherwise, it is ignored.	0x0

**1.2.4.2.6.15. CMD\_SET\_FB\_ADDR\_LUMA\_BASE2 (0x00000154)**

Luma base address of DPB index 2

**Table 1.217. CMD\_SET\_FB\_ADDR\_LUMA\_BASE2 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LUMA_BASE2																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.218. CMD\_SET\_FB\_ADDR\_LUMA\_BASE2 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE2	R/W	Luma base address of DPB index 2 unless FBC or AFBC is used. If FBC is used, this is compressed Luma base address of DPB index 2. If AFBC is used, this is AFBC-compressed luma/chroma base address of DPB index 2.	0x0



**1.2.4.2.6.16. CMD\_SET\_FB\_ADDR\_CB\_BASE2 (0x00000158)**

Cb base address of DPB index 2

**Table 1.219. CMD\_SET\_FB\_ADDR\_CB\_BASE2 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB_BASE2																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.220. CMD\_SET\_FB\_ADDR\_CB\_BASE2 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE2	R/W	Cb base address of DPB index 2 unless FBC is used. If FBC is used, this is compressed Cb and Cr base address of DPB index 2.	0x0

**1.2.4.2.6.17. CMD\_SET\_FB\_ADDR\_CR\_BASE2 (0x0000015C)**

Cr base address of DPB index 2

**Table 1.221. CMD\_SET\_FB\_ADDR\_CR\_BASE2 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR_BASE2																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.222. CMD\_SET\_FB\_ADDR\_CR\_BASE2 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE2	R/W	Cr base address of DPB index 2 unless FBC is used.	0x0

**1.2.4.2.6.18. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET2 (0x00000160)**

Compressed chroma offset base address of DPB index 2

**Table 1.223. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET2 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FBC_CHROMA_OFFSET_BASE2																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.224. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET2 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE2	R/W	If FBC is used, this is chroma offset base address of DPB index 2. Otherwise, it is ignored.	0x0

**1.2.4.2.6.19. CMD\_SET\_FB\_ADDR\_LUMA\_BASE3 (0x00000164)**

Luma base address of DPB index 3

**Table 1.225. CMD\_SET\_FB\_ADDR\_LUMA\_BASE3 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LUMA_BASE3																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.226. CMD\_SET\_FB\_ADDR\_LUMA\_BASE3 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE3	R/W	Luma base address of DPB index 3 unless FBC or AFBC is used. If FBC is used, this is compressed Luma base address of DPB index 3. If AFBC is used, this is AFBC-compressed luma/chroma base address of DPB index 3.	0x0

**1.2.4.2.6.20. CMD\_SET\_FB\_ADDR\_CB\_BASE3 (0x00000168)**

Cb base address of DPB index 3

**Table 1.227. CMD\_SET\_FB\_ADDR\_CB\_BASE3 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB_BASE_FBC_CBCR_BASE3																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.228. CMD\_SET\_FB\_ADDR\_CB\_BASE3 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE_FBC_CBCR_BASE3	R/W	Cb base address of DPB index 3 unless FBC is used. If FBC is used, this is compressed Cb and Cr base address of DPB index 3.	0x0

**1.2.4.2.6.21. CMD\_SET\_FB\_ADDR\_CR\_BASE3 (0x0000016C)**

Cr base address of DPB index 3

**Table 1.229. CMD\_SET\_FB\_ADDR\_CR\_BASE3 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR_BASE_FBC_Y_OFFSET_BASE3																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.230. CMD\_SET\_FB\_ADDR\_CR\_BASE3 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE3	R/W	Cr base address of DPB index 3 unless FBC is used. If FBC is used, this is compressed Luma offset table base address of DPB index 3.	0x0

**1.2.4.2.6.22. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET3 (0x0000016C)**

Compressed luma offset base address of DPB index 3

**Table 1.231. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET3 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR_BASE_FBC_Y_OFFSET_BASE3																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.232. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET3 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE3	R/W	Cr base address of DPB index 3 unless FBC is used.	0x0

**1.2.4.2.6.23. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET3 (0x00000170)**

Compressed chroma offset base address of DPB index 3

**Table 1.233. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET3 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FBC_CHROMA_OFFSET_BASE3																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.234. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET3 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE3	R/W	If FBC is used, this is chroma offset base address of DPB index 3. Otherwise, it is ignored.	0x0

**1.2.4.2.6.24. CMD\_SET\_FB\_ADDR\_LUMA\_BASE4 (0x00000174)**

Luma base address of DPB index 4

**Table 1.235. CMD\_SET\_FB\_ADDR\_LUMA\_BASE4 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LUMA_BASE4																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.236. CMD\_SET\_FB\_ADDR\_LUMA\_BASE4 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE4	R/W	Luma base address of DPB index 4 unless FBC or AFBC is used. If FBC is used, this is compressed Luma base address of DPB index 4. If AFBC is used, this is AFBC-compressed luma/chroma base address of DPB index 4. In In-place ring buffer mode,	0x0

**1.2.4.2.6.25. CMD\_SET\_FB\_ADDR\_CB\_BASE4 (0x00000178)**

Cb base address of DPB index 4

**Table 1.237. CMD\_SET\_FB\_ADDR\_CB\_BASE4 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

CB_BASE_FBC_CBCR_BASE4																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.238. CMD\_SET\_FB\_ADDR\_CB\_BASE4 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE_FBC_CBCR_BASE4	R/W	Cb base address of DPB index 4 unless FBC is used. If FBC is used, this is compressed Cb and Cr base address of DPB index 4.	0x0

## 1.2.4.2.6.26. CMD\_SET\_FB\_ADDR\_CR\_BASE4 (0x0000017C)

Cr base address of DPB index 4

Table 1.239. CMD\_SET\_FB\_ADDR\_CR\_BASE4 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																														
CR_BASE_FBC_Y_OFFSET_BASE4																																																													
																																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																																R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.240. CMD\_SET\_FB\_ADDR\_CR\_BASE4 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE4	R/W	Cr base address of DPB index 4 unless FBC is used. If FBC is used, this is compressed Luma offset table base address of DPB index 4.	0x0

## 1.2.4.2.6.27. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET4 (0x0000017C)

Compressed luma offset base address of DPB index 4

Table 1.241. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET4 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

CR_BASE_FBC_Y_OFFSET_BASE4																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.242. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET4 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE4	R/W	Cr base address of DPB index 4 unless FBC is used. If FBC is used, this is compressed Luma offset table base address of DPB index 4.	0x0

**1.2.4.2.6.28. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET4 (0x00000180)**

Compressed chroma offset base address of DPB index 4

**Table 1.243. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET4 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																														
FBC_CHROMA_OFFSET_BASE4																																																													
																																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																																R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.244. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET4 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE4	R/W	If FBC is used, this is chroma offset base address of DPB index 4. Otherwise, it is ignored.	0x0

**1.2.4.2.6.29. CMD\_SET\_FB\_ADDR\_LUMA\_BASE5 (0x00000184)**

Luma base address of DPB index 5

**Table 1.245. CMD\_SET\_FB\_ADDR\_LUMA\_BASE5 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

LUMA_BASE5																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.246. CMD\_SET\_FB\_ADDR\_LUMA\_BASE5 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE5	R/W	Luma base address of DPB index 5 unless FBC or AFBC is used. If FBC is used, this is compressed Luma base address of DPB index 5. If AFBC is used, this is AFBC-compressed luma/chroma base address of DPB index 5.	0x0

**1.2.4.2.6.30. CMD\_SET\_FB\_ADDR\_CB\_BASE5 (0x00000188)**

Cb base address of DPB index 5

**Table 1.247. CMD\_SET\_FB\_ADDR\_CB\_BASE5 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB_BASE_FBC_CBCR_BASE5																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.248. CMD\_SET\_FB\_ADDR\_CB\_BASE5 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE_FBC_CBCR_BASE5	R/W	Cb base address of DPB index 5 unless FBC is used. If FBC is used, this is compressed Cb and Cr base address of DPB index 5.	0x0

**1.2.4.2.6.31. CMD\_SET\_FB\_ADDR\_CR\_BASE5 (0x0000018C)**

Cr base address of DPB index 5

**Table 1.249. CMD\_SET\_FB\_ADDR\_CR\_BASE5 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

CR_BASE_FBC_Y_OFFSET_BASE5																																	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.250. CMD\_SET\_FB\_ADDR\_CR\_BASE5 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE5	R/W	Cr base address of DPB index 5 unless FBC is used. If FBC is used, this is compressed Luma offset table base address of DPB index 5.	0x0

## 1.2.4.2.6.32. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET5 (0x0000018C)

Compressed luma offset base address of DPB index 5

Table 1.251. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET5 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR_BASE_FBC_Y_OFFSET_BASE5																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.252. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET5 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE5	R/W	Cr base address of DPB index 5 unless FBC is used.	0x0

## 1.2.4.2.6.33. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET5 (0x00000190)

Compressed chroma offset base address of DPB index 5

Table 1.253. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET5 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---



FBC_CHROMA_OFFSET_BASE5																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.254. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET5 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE5	R/W	If FBC is used, this is chroma offset base address of DPB index 5. Otherwise, it is ignored.	0x0

## 1.2.4.2.6.34. CMD\_SET\_FB\_ADDR\_LUMA\_BASE6 (0x00000194)

Luma base address of DPB index 6

Table 1.255. CMD\_SET\_FB\_ADDR\_LUMA\_BASE6 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LUMA_BASE6																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.256. CMD\_SET\_FB\_ADDR\_LUMA\_BASE6 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE6	R/W	Luma base address of DPB index 6 unless FBC or AFBC is used. If FBC is used, this is compressed Luma base address of DPB index 6. If AFBC is used, this is AFBC-compressed luma/chroma base address of DPB index 6.	0x0

## 1.2.4.2.6.35. CMD\_SET\_FB\_ADDR\_CB\_BASE6 (0x00000198)

Cb base address of DPB index 6

Table 1.257. CMD\_SET\_FB\_ADDR\_CB\_BASE6 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

CB_BASE_FBC_CBCR_BASE6																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.258. CMD\_SET\_FB\_ADDR\_CB\_BASE6 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE_FBC_CBCR_BASE6	R/W	Cb base address of DPB index 6 unless FBC is used. If FBC is used, this is compressed Cb and Cr base address of DPB index 6.	0x0

## 1.2.4.2.6.36. CMD\_SET\_FB\_ADDR\_CR\_BASE6 (0x0000019C)

Cr base address of DPB index 6

Table 1.259. CMD\_SET\_FB\_ADDR\_CR\_BASE6 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																															
CR_BASE_FBC_Y_OFFSET_BASE6																																																														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																															
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														

Table 1.260. CMD\_SET\_FB\_ADDR\_CR\_BASE6 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE6	R/W	Cr base address of DPB index 6 unless FBC is used.	0x0

## 1.2.4.2.6.37. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET6 (0x0000019C)

Compressed luma offset base address of DPB index 6

Table 1.261. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET6 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

CR_BASE_FBC_Y_OFFSET_BASE6																																			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.262. CMD\_SET\_FB\_ADDR\_FBC\_Y\_OFFSET6 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE6	R/W	Compressed Luma offset table base address of DPB index 6 when FBC is used.	0x0

## 1.2.4.2.6.38. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET6 (0x000001A0)

Compressed chroma offset base address of DPB index 6

Table 1.263. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET6 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																															
FBC_CHROMA_OFFSET_BASE6																																																														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																															
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																														

Table 1.264. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET6 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE6	R/W	If FBC is used, this is chroma offset base address of DPB index 6. Otherwise, it is ignored.	0x0

## 1.2.4.2.6.39. CMD\_SET\_FB\_ADDR\_LUMA\_BASE7 (0x000001A4)

Luma base address of DPB index 7

Table 1.265. CMD\_SET\_FB\_ADDR\_LUMA\_BASE7 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
LUMA_BASE7																																																	

Bit	Name	Type	Function	Reset Value
[31:0]	LUMA_BASE7	R/W	Luma base address of DPB index 7 unless FBC or AFBC is used. If FBC is used, this is compressed Luma base address of DPB index 7. If AFBC is used, this is AFBC-compressed luma/chroma base address of DPB index 7.	0x0

## Cb base address of DPB index 7

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	CB_BASE_FBC_CBCR_BASE7	R/W	Cb base address of DPB index 7 unless FBC is used. If FBC is used, this is compressed Cb and Cr base address of DPB index 7.	0x0

## Cr base address of DPB index 7

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE7	R/W	Cr base address of DPB index 7 unless FBC is used. If FBC is used, this is compressed Luma offset table base address of DPB index 7.	0x0

Compressed luma offset base address of DPB index 7

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	CR_BASE_FBC_Y_OFFSET_BASE7	R/W	Compressed Luma offset table base address of DPB index 7 when FBC is used.	0x0

Compressed chroma offset base address of DPB index 7

[illegible]

**Table 1.274. CMD\_SET\_FB\_ADDR\_FBC\_C\_OFFSET7 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	FBC_CHROMA_OFFSET_BASE7	R/W	If FBC is used, this is chroma offset base address of DPB index 7. Otherwise, it is ignored.	0x0

**1.2.4.2.6.44. CMD\_SET\_FB\_ADDR\_MV\_COL0 (0x000001B4)**

Colocated MV buffer base of DPB index 0

**Table 1.275. CMD\_SET\_FB\_ADDR\_MV\_COL0 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COL_MV_BUF_BASE0																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.276. CMD\_SET\_FB\_ADDR\_MV\_COL0 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE0	R/W	Base address of colocated motion vecotors buffer of DPB index 0	0x0

**1.2.4.2.6.45. CMD\_SET\_FB\_ADDR\_MV\_COL1 (0x000001B8)**

Colocated MV buffer base of DPB index 1

**Table 1.277. CMD\_SET\_FB\_ADDR\_MV\_COL1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
COL_MV_BUF_BASE1																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.278. CMD\_SET\_FB\_ADDR\_MV\_COL1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE1	R/W	Base address of colocated motion vecotors buffer of DPB index 1	0x0

**1.2.4.2.6.46. CMD\_SET\_FB\_ADDR\_MV\_COL2 (0x000001BC)**

Colocated MV buffer base of DPB index 2

Table 1.279. CMD\_SET\_FB\_ADDR\_MV\_COL2 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COL_MV_BUF_BASE2																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.280. CMD\_SET\_FB\_ADDR\_MV\_COL2 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE2	R/W	Base address of colocated motion vecotors buffer of DPB index 2	0x0

## 1.2.4.2.6.47. CMD\_SET\_FB\_ADDR\_MV\_COL3 (0x000001C0)

Colocated MV buffer base of DPB index 3

Table 1.281. CMD\_SET\_FB\_ADDR\_MV\_COL3 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COL_MV_BUF_BASE3																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.282. CMD\_SET\_FB\_ADDR\_MV\_COL3 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE3	R/W	Base address of colocated motion vecotors buffer of DPB index 3	0x0

## 1.2.4.2.6.48. CMD\_SET\_FB\_ADDR\_MV\_COL4 (0x000001C4)

Colocated MV buffer base of DPB index 4

Table 1.283. CMD\_SET\_FB\_ADDR\_MV\_COL4 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COL_MV_BUF_BASE4																															

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE4	R/W	Base address of colocated motion vecotors buffer of DPB index 4	0x0

## Colocated MV buffer base of DPB index 5

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE5	R/W	Base address of colocated motion vecotors buffer of DPB index 5	0x0

## Colocated MV buffer base of DPB index 6

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE6	R/W	Base address of colocated motion vecotors buffer of DPB index 6	0x0



## 1.2.4.2.6.51. CMD\_SET\_FB\_ADDR\_MV\_COL7 (0x000001D0)

Colocated MV buffer base of DPB index 7

Table 1.289. CMD\_SET\_FB\_ADDR\_MV\_COL7 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
COL_MV_BUF_BASE7																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.290. CMD\_SET\_FB\_ADDR\_MV\_COL7 Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	COL_MV_BUF_BASE7	R/W	Base address of colocated motion vecotors buffer of DPB index 7	0x0

## 1.2.4.2.6.52. CMD\_SET\_FB\_ADDR\_TASK\_BUF (0x000001D4)

Table 1.291. CMD\_SET\_FB\_ADDR\_TASK\_BUF Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK_BUF_BASE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.292. CMD\_SET\_FB\_ADDR\_TASK\_BUF Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	TASK_BUF_BASE	R/W	The base address of task buffer	0x0

## 1.2.4.2.6.53. CMD\_SET\_FB\_SIZE\_TASK\_BUF (0x000001D8)

Table 1.293. CMD\_SET\_FB\_SIZE\_TASK\_BUF Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TASK_BUF_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.294. CMD\_SET\_FB\_SIZE\_TASK\_BUF Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	TASK_BUF_SIZE	R/W	<p>The size of task buffer</p> <ul style="list-style-type: none"> <li>• The size of task buffer which is calculated by formula such as "(VLC + param) x CQ depth".</li> <li>• The formula can be found in the reference software, and it can be changed frequently for memory optimization without written notice.</li> </ul>	0x0

### 1.2.4.2.7. DEC\_PIC Command Parameter Registers

These are command I/O registers where Host processor can set arguments for the DEC\_PIC command.

#### 1.2.4.2.7.1. CMD\_DEC\_PIC\_OPTION (0x00000104)

DEC\_PIC command option

**Table 1.295. CMD\_DEC\_PIC\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																SKIP_MODE															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW

**Table 1.296. CMD\_DEC\_PIC\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:6]	RSVD	R	Reserved	0x0
[5:0]	SKIP_MODE	RW	<ul style="list-style-type: none"> <li>HEVC DEC</li> <li>0x00: normal DEC_PIC</li> <li>0x10: thumbnail mode. It skips non-IRAP pictures w/o registering reference DPB.</li> <li>0x11: skip non-IRAP.</li> <li>0x13: skip non-reference picture.</li> <li>0x02: handle CRA picture as BLA. It skips RASL pictures followed by CRA pictures.</li> <li>AVC DEC</li> <li>0x00: normal DEC_PIC</li> <li>0x10: thumbnail mode. It skips non-IRAP pictures w/o registering reference DPB.</li> <li>0x11: skip non-IRAP.</li> <li>0x13: skip non-reference picture.</li> </ul>	0x0

#### 1.2.4.2.7.2. CMD\_BS\_RD\_PTR (0x00000118)

Bistream Buffer Read Pointer

**Table 1.297. CMD\_BS\_RD\_PTR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD_PTR																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.298. CMD\_BS\_RD\_PTR Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	RD_PTR	R/W	Start address of bitstream for handling current command.	0x0

Bit	Name	Type	Function	Reset Value
			This is valid only if RD_PTR_VALID_FLAG is 1. If RD_PTR_VALID_FLAG is 0. VPU starts to decode from the AU end position of the last decoded picture in CPB. VPU also updates this (RET_ADDR_BS_RD_PTR) with end address of a NAL, when a NAL is decoded.	

#### 1.2.4.2.7.3. CMD\_BS\_WR\_PTR (0x0000011C)

Bistream Buffer Write Pointer

**Table 1.299. CMD\_BS\_WR\_PTR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WR_PTR																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.300. CMD\_BS\_WR\_PTR Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	WR_PTR	R/W	End address of bitstream for handling current command If a bitstream_empty interrupt is asserted, host processor should do either feed more bitstream and update WR_PTR or set EXPLICIT_END to complete decoding anyhow using UPDATE_BS QUERY command.	0x0

#### 1.2.4.2.7.4. CMD\_BS\_OPTIONS (0x00000120)

Bistream buffer option

**Table 1.301. CMD\_BS\_OPTIONS Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD_PTR_VALID_FLAG	RSVD																													STREAM_END	EXPLICIT_END
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.302. CMD\_BS\_OPTIONS Field Description**

Bit	Name	Type	Function	Reset Value
[31]	RD_PTR_VALID_FLAG	R/W	RD_PTR address valid flag If bitstream mode is PIC_END, this field should be 1.	0x0
[30:2]	RSVD	R/W	Reserved	0x0
[1]	STREAM_END	R/W	This field makes VPU assume Stream End when there is no stream to feed in the buffer.	0x0

Bit	Name	Type	Function	Reset Value
[0]	EXPLICIT_END	R/W	<p>Explicit End</p> <p>When this field is set to 1, VPU assumes that bitstream buffer has at least one single frame and follows the tasks below.</p> <ol style="list-style-type: none"> <li>1. VPU decodes until the end of bitstream buffer (WR_PTR) even if the last 3 bytes are all 0.</li> <li>2. VPU returns success if it has decoded a frame successfully.</li> </ol> <p>If bitstream is insufficient to complete decoding a frame, VPU performs what it is supposed to do with the specified task in BS_SHORTAGE_OPTION of BS_PARAM.</p> <p>If this flag is 0,</p> <ol style="list-style-type: none"> <li>1. VPU decodes to the almost end of bitstream buffer (WR_PTR), but not to some bytes (less than 3). It intentionally does not consume some a few bytes, because VPU is not sure if the last bytes are the start code of next NAL or they might not fill the offset in the CABAC.</li> <li>2. VPU returns success if it has decoded a frame successfully.</li> </ol> <p>If bitstream is insufficient to complete decoding a frame, VPU stops decoding and waits for more bitstream to be filled. Then host processor can do either feed bitstream more or set EXPLICIT_END to complete decoding anyhow.</p> <p>BITSTREAM_EMPTY interrupt is asserted when EXPLICIT_END = 0 or when bitstream buffer is near empty (not real empty) for seamless decoding.</p> <p><b>Caution</b> Host processor can set this register any time, but cannot clear during command processing.</p>	0x0

#### 1.2.4.2.7.5. RESERVED (0x00000124)

**Table 1.303. RESERVED Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

**Table 1.304. RESERVED Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	RSVD	RW	Reserved	0x0

#### 1.2.4.2.7.6. CMD\_SEQ\_CHANGE\_ENABLE\_FLAG (0x00000128)

Sequence change enable flag

If any bit flag of SEQ\_CHANGE\_ENABLE\_FLAG is 1 and the syntax value corresponding the bit flag is changed with a newly activated SPS, VPU regards it as sequence change.

VPU reports sequence change to RET\_QUERY\_DEC\_NOTIFICATION register. Then VPU bumps out all of the pictures that remain in DPB and clears the reference flag. However, there is an exception. If RET\_QUERY\_DEC\_NOTIFICATION[17] is 1, VPU only reports the DPB index to be replaced within the same sequence.

**Table 1.305. CMD\_SEQ\_CHANGE\_ENABLE\_FLAG Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
RSVD												SEQ_CHANGE_ENABLE_FLAG_DPB_COUNT				SEQ_CHANGE_ENABLE_FLAG_BITDEPTH				SEQ_CHANGE_ENABLE_FLAG_INTER_RES_CHANGE				SEQ_CHANGE_ENABLE_FLAG_SIZE				RSVD										SEQ_CHANGE_ENABLE_FLAG_PROFILE				RSVD					
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																

**Table 1.306. CMD\_SEQ\_CHANGE\_ENABLE\_FLAG Field Description**

Bit	Name	Type	Function	Reset Value
[31:20]	RSVD	R/W	Reserved	0x0
[19]	SEQ_CHANGE_ENABLE_FLAG_DPB_COUNT	R/W	A DPB count change enable flag for HEVC	0x0
[18]	SEQ_CHANGE_ENABLE_FLAG_BITDEPTH	R/W	A bit-depth change enable flag	0x0
[17]	SEQ_CHANGE_ENABLE_FLAG_INTER_RES_CHANGE	R/W	An inter resolution change enable flag for VP9	0x0
[16]	SEQ_CHANGE_ENABLE_FLAG_SIZE	R/W	A picture size change enable flag	0x0
[15:6]	RSVD	R/W	Reserved	0x0
[5]	SEQ_CHANGE_ENABLE_FLAG_PROFILE	R/W	A profile change enable flag	0x0
[4:0]	RSVD	R/W	Reserved	0x0

#### 1.2.4.2.7.7. CMD\_DEC\_SEI\_MASK (0x0000012C)

User data dump option

**Table 1.307. CMD\_DEC\_SEI\_MASK Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

R/W	0	SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_2
R/W	0	SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_1
R/W	0	PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_2
R/W	0	PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_1
R/W	0	RSVD
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	
R/W	0	SUFFIX_SEI_COLOUR_REAMPPING_INFO
R/W	0	PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO
R/W	0	PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO
R/W	0	PREFIX_SEI_TONE_MAPPING_INFO
R/W	0	PREFIX_SEI_KNEE_FUNCTION_INFO
R/W	0	PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT
R/W	0	PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME
R/W	0	RSVD
R/W	0	SUFFIX_SEI_USER_DATA_UNREGISTERED
R/W	0	SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0
R/W	0	PREFIX_SEI_USER_DATA_UNREGISTERED
R/W	0	PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0
R/W	0	PREFIX_SEI_PIC_TIMING
R/W	0	RSVD
R/W	0	REPORT_VUI
R/W	0	RSVD
R/W	0	

### Table 1.308. CMD\_DEC\_SEI\_MASK Field Description

Bit	Name	Type	Function	Reset Value
[31]	SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_2	R/W	HEVC : Enable to report the 3rd user_data_registered_itu_t_t35() SUFFIX_SEI message. AVC : Reserved	0x0
[30]	SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_1	R/W	HEVC : Enable to report the 2nd user_data_registered_itu_t_t35() SUFFIX_SEI message. AVC : Reserved	0x0
[29]	PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_2	R/W	HEVC : Enable to report the 3rd user_data_registered_itu_t_t35() PREFIX_SEI message. AVC : Enable to report the 3rd user_data_registered_itu_t_t35() SEI message.	0x0
[28]	PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_1	R/W	HEVC : Enable to report the 2nd user_data_registered_itu_t_t35()	0x0

Bit	Name	Type	Function	Reset Value
			PREFIX_SEI message. AVC : Enable to report the 2nd user_data_registered_itu_t_t35( ) SEI message.	
[27:17]	RSVD	R/W	Reserved	0x0
[16]	SUFFIX_SEI_COLOUR_REAMPPING_INFO	R/W	HEVC : Enable to report colour_remapping_info( ) PREFIX_SEI message. AVC : Enable to report colour_remapping_info( ) SEI message.	0x0
[15]	PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO	R/W	HEVC : Enable to report content_light_level_info( ) PREFIX_SEI message. AVC : Reserved	0x0
[14]	PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO	R/W	HEVC : Enable to report film_grain_characteristics_info( ) message. AVC : Enable to report film_grain_characteristics_info( ) message.	0x0
[13]	PREFIX_SEI_TONE_MAPPING_INFO	R/W	HEVC : Enable to report tone_mapping_info PREFIX_SEI message. AVC : Enable to report tone_mapping_info SEI message.	0x0
[12]	PREFIX_SEI_KNEE_FUNCTION_INFO	R/W	HEVC : Enable to report knee_function_info( ) PREFIX_SEI message. AVC : Reserved	0x0
[11]	PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT	R/W	HEVC : Enable to report chroma_resampling_filter_hint( ) PREFIX_SEI message.	0x0



Bit	Name	Type	Function	Reset Value
			AVC : Reserved	
[10]	PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME	R/W	HEVC : Enable to report mastering_display_colour_volume( ) PREFIX_SEI message. AVC : Reserved	0x0
[9]	RSVD	R/W	Reserved	0x0
[8]	SUFFIX_SEI_USER_DATA_UNREGISTERED	R/W	HEVC : Enable to report user_data_unregistered( ) SUFFIX_SEI message. AVC : Reserved	0x0
[7]	SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0	R/W	HEVC : Enable to report the 1st user_data_registered_itu_t_t35( ) SUFFIX_SEI message. AVC : Reserved	0x0
[6]	PREFIX_SEI_USER_DATA_UNREGISTERED	R/W	HEVC : Enable to report user_data_unregistered( ) PREFIX_SEI message. AVC : Enable to report user_data_unregistered( ) SEI message	0x0
[5]	PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0	R/W	HEVC : Enable to report the 1st user_data_registered_itu_t_t35( ) PREFIX_SEI message. AVC : Enable to report the user_data_registered_itu_t_t35( ) SEI message	0x0
[4]	PREFIX_SEI_PIC_TIMING	R/W	HEVC : Enable to report pic_timing( ) PREFIX_SEI message. AVC : Enable to report pic_timing( ) SEI message.	0x0
[3]	RSVD	R/W	Reserved	0x0
[2]	REPORT_VUI	R/W	HEVC : Enable to report VUI.	0x0

Bit	Name	Type	Function	Reset Value
			AVC : Enable to report VUI	
[1:0]	RSVD	R/W	Reserved	0x0

#### 1.2.4.2.7.8. CMD\_DEC\_TEMPORAL\_ID\_PLUS1 (0x00000130)

Max Decode Temporal ID

**Table 1.309. CMD\_DEC\_TEMPORAL\_ID\_PLUS1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																DEC_TEMP_ID_MODE		TARGET_DEC_TEMP_ID_PLUS1													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.310. CMD\_DEC\_TEMPORAL\_ID\_PLUS1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:9]	RSVD	R	Reserved	0x0
[8]	DEC_TEMP_ID_MODE	R/W	<p>Set the mode of temporal ID selection. 0: use the target temporal_id as absolute value.</p> <ul style="list-style-type: none"> <li>TARGET_DEC_TEMP_ID = TARGET_DEC_TEMP_ID_PLUS1 -1</li> <li>When use of absolute value for temporal target, decoder can keep the decoding layer ID. If the SPS_MAX_SUB_LAYER is changed in the bitstream, the temporal skip ratio can be changed.</li> </ul> <p>1: use the target temporal_id as relative value.</p> <ul style="list-style-type: none"> <li>TARGET_DEC_TEMP_ID = SPS_MAX_SUB_LAYER - REL_TARGET_TEMP_ID</li> <li>SPS_MAX_SUB_LAYER is signalled from bitstream.</li> <li>When use of relatvie value, decoder can keep the skip(discard) ratio regardless the change of SPS_MAX_SUB_LAYER in the bitstream</li> </ul>	0x0
[7:0]	TARGET_DEC_TEMP_ID_PLUS1	R/W	<p>If DEC_TEMP_ID_MODE is 0, this field is used as an absolute target temporal ID (TARGET_DEC_TEMP_ID_PLUS1).</p> <ul style="list-style-type: none"> <li>TARGET_DEC_TEMP_ID = TARGET_DEC_TEMP_ID_PLUS1 -1.</li> <li>Based on TARGET_DEC_TEMP_ID,</li> </ul>	0x0

Bit	Name	Type	Function	Reset Value
			<ul style="list-style-type: none"> <li>– 0x0 : it decodes a picture of all ranges of temporal ID, which means temporal ID decoding constraint off.</li> <li>– 0x1 ~ 0x6 : it decodes a picture if the temporal ID is less than or equal to TARGET_DEC_TEMP_ID. It discards a picture when its temporal ID is greater than TARGET_DEC_TEMP_ID.</li> </ul> <p>If DEC_TEMP_ID_MODE is 1, this field is used as a relative target temporal ID (REL_TARGET_TEMP_ID).</p> <ul style="list-style-type: none"> <li>• TARGET_DEC_TEMP_ID = SPS_MAX_SUB_LAYER - REL_TARGET_TEMP_ID</li> <li>• It discards a picture when its temporal ID is greater than TARGET_DEC_TEMP_ID.</li> </ul>	

#### 1.2.4.2.7.9. CMD\_DEC\_FORCE\_FB\_LATENCY\_PLUS1 (0x00000134)

User define display latency

**Table 1.311. CMD\_DEC\_FORCE\_FB\_LATENCY\_PLUS1 Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD																												USER_DEF_DISP_LATENCY_PLUS1				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	

**Table 1.312. CMD\_DEC\_FORCE\_FB\_LATENCY\_PLUS1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4:0]	USER_DEF_DISP_LATENCY_PLUS1	R/W	Change frame buffer display latency by force. 0x0 : not used 0x1~0x1f : latency + 1 (if this is set to 1, that means latency is 0 - immediate out)	0x0

#### 1.2.4.2.7.10. CMD\_DEC\_USE\_SEC\_AXI (0x00000150)

Secondary AXI Usage option

**Table 1.313. CMD\_DEC\_USE\_SEC\_AXI Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

RSVD																SEC_AXI_VCE_LF		RSVD						SEC_AXI_VCE_IP		RSVD		SEC_AXI_SCL_PACKED		SEC_AXI_SCL		RSVD				SEC_AXI_BPU	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R	R	R	R	R	R/W				

Table 1.314. CMD\_DEC\_USE\_SEC\_AXI Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	RSVD	R	Reserved	0x0
[15]	SEC_AXI_VCE_LF	R/W	Use 2nd AXI temp buffer for read channel of VCE LF row buffer.	0x0
[14:10]	RSVD	R/W	Reserved	0x0
[9]	SEC_AXI_VCE_IP	R/W	Use 2nd AXI temp buffer for read channel of VCE IP row buffer.	0x0
[8:7]	RSVD	R	Reserved	0x0
[6]	SEC_AXI_SCL_PACKED	R/W	Use 2nd AXI temp buffer for read/write channel of Scaler row buffer in packed mode. <b>Note</b>   This is valid only if Scaler is enabled for the product.	0x0
[5]	SEC_AXI_SCL	R/W	Use 2nd AXI temp buffer for read/write channel of Scaler row buffer. <b>Note</b>   This is valid only if Scaler is enabled for the product.	0x0
[4:1]	RSVD	R	Reserved	0x0
[0]	SEC_AXI_BPU	R/W	Use 2nd AXI temp buffer for Read channel of BPU row buffer.	0x0

## 1.2.4.2.7.11. CMD\_DEC\_SCALE\_SIZE (0x00000154)

Scaled picture size

Table 1.315. CMD\_DEC\_SCALE\_SIZE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCALED_WIDTH																SCALED_HEIGHT															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Table 1.316. CMD\_DEC\_SCALE\_SIZE Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	SCALED_WIDTH	R/W	The width of scaled picture	0x0

Bit	Name	Type	Function	Reset Value
[15:0]	SCALED_HEIGHT	R/W	The height of scaled picture	0x0

#### 1.2.4.2.7.12. CMD\_DEC\_ADDR\_LINEAR\_Y (0x00000158)

Luma display frame buffer address

**Table 1.317. CMD\_DEC\_ADDR\_LINEAR\_Y Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR_LINEAR_Y																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.318. CMD\_DEC\_ADDR\_LINEAR\_Y Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	ADDR_LINEAR_Y	R/W	Luma linear display frame buffer address when BWB_ENABLE is 1. Scaled luma frame buffer address when SCL_ENABLE is 1.	0x0

#### 1.2.4.2.7.13. CMD\_DEC\_ADDR\_LINEAR\_CB (0x0000015C)

Cb display frame buffer address

**Table 1.319. CMD\_DEC\_ADDR\_LINEAR\_CB Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR_LINEAR_CB																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.320. CMD\_DEC\_ADDR\_LINEAR\_CB Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	ADDR_LINEAR_CB	R/W	Cb linear display frame buffer address when BWB_ENABLE is 1. Scaled Cb frame buffer address when If SCL_ENABLE is 1.	0x0

#### 1.2.4.2.7.14. CMD\_DEC\_ADDR\_LINEAR\_CR (0x00000160)

Cr display frame buffer address

**Table 1.321. CMD\_DEC\_ADDR\_LINEAR\_CR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

ADDR_LINEAR_CR																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.322. CMD\_DEC\_ADDR\_LINEAR\_CR Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	ADDR_LINEAR_CR	R/W	Cr linear display frame buffer address when BWB_ENABLE is 1. Scaled Cr frame buffer address when If SCL_ENABLE is 1.	0x0

**1.2.4.2.7.15. CMD\_DEC\_LINEAR\_STRIDE (0x00000164)**

Stride of display frame buffer

**Table 1.323. CMD\_DEC\_LINEAR\_STRIDE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LINEAR_STRIDE																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.324. CMD\_DEC\_LINEAR\_STRIDE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	LINEAR_STRIDE	R/W	Stride of display frame buffer If Scaler is enabled, stride of scaled frame buffer	0x0

**1.2.4.2.7.16. CMD\_DEC\_VCORE\_INFO (0x00000194)**

VCORE allocation information NOTE: This register is valid only if multi-core configuration is used in the VPU

**Table 1.325. CMD\_DEC\_VCORE\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								VCORE_CORE_IDC				USE_VCORE_NUM			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW

**Table 1.326. CMD\_DEC\_VCORE\_INFO Field Description**

Bit	Name	Type	Function	Reset Value
[31:8]	RSVD	R	Reserved	0x0

Bit	Name	Type	Function	Reset Value
[7:4]	VCORE_CORE_IDC	RW	<p>Indication for used VCORE number If the bit-position [n] is set to 1, the VCORE_n is used for the command. (DEFAULT and RECOMMANED) If the value of VCORE_CORE_IDC has 0x0, firmware allocates adequate VCORE based on the status.</p> <p><b>Note</b>   The enabled VCORE should be met with the VPU configuration. NOTE: The VCORE_CORE_IDC should be properly set</p>	0x0
[3:0]	USE_VCORE_NUM	RW	<p>The number of VCOREs used for the command processing. The value must smaller than max_num_vcore in create_instance. 1 - single core (DEFAULT and RECOMMNADED) 2 - dual core</p> <p><b>Note</b>   To use muliple-VCOREs for the command in VPU that has multi-core, the configuration or bitstream must exceed the minimum processing size for multi-core. In general, we strongly recommend not to use multi-core if the the target resolution is less than FHD(1080p). In short, use multi-core encoding/decoding for adequate case only.</p>	0x0

### 1.2.4.2.8. QUERY(GET\_VPU\_INFO) Command Parameter Registers

These are command I/O registers where Host processor can set arguments for the QUERY command with 1 of CMD\_QUERY\_OPTION or get return values.

#### 1.2.4.2.8.1. CMD\_QUERY\_OPTION (0x00000104)

QUERY command option

**Table 1.327. CMD\_QUERY\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								QUERY_OPTION							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.328. CMD\_QUERY\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:6]	RSVD	R	Reserved	0x0
[5:0]	QUERY_OPTION	R/W	<b>0x00: GET_VPU_INFO</b> 0x02: GET_RESULT 0x03: UPDATE_DISP_IDC 0x04: GET_BW_RESULT 0x05: GET_BS_RD_PTR 0x06: GET_BS_WR_PTR *Valid only with ERR_TIMEOUT/ERR_TIMEOUT_VCPU in RET_FAIL_REASON 0x62: GET_PF_RESULT (Debugging purpose only)	0x0

#### 1.2.4.2.8.2. RET\_QUERY\_FW\_VERSION (0x00000118)

**Table 1.329. RET\_QUERY\_FW\_VERSION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RET_FW_VERSION																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.330. RET\_QUERY\_FW\_VERSION Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	RET_FW_VERSION	R	Firmware version (internal use only)	0x0

#### 1.2.4.2.8.3. RET\_QUERY\_PRODUCT\_NAME (0x0000011C)

**Table 1.331. RET\_QUERY\_PRODUCT\_NAME Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---



RSVD																												HW_NAME																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 1.332. RET\_QUERY\_PRODUCT\_NAME Field Description

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3:0]	HW_NAME	R	VPU hardware product name It always returns "WAVE" for WAVE5 series IP product.	0x0

## 1.2.4.2.8.4. RET\_QUERY\_PRODUCT\_VERSION (0x00000120)

Table 1.333. RET\_QUERY\_PRODUCT\_VERSION Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																												HW_VERSION			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.334. RET\_QUERY\_PRODUCT\_VERSION Field Description

Bit	Name	Type	Function	Reset Value
[31:4]	RSVD	R	Reserved	0x0
[3:0]	HW_VERSION	R	VPU hardware product version It returns as follows: 0x5120 for WAVE512 0x5150 for WAVE515 0x5110 for WAVE511 0x5200 for WAVE520 0x5250 for WAVE525 0x5210 for WAVE521 0x521d for WAVE521C-custom	0x0

## 1.2.4.2.8.5. RET\_QUERY\_STD\_DEF0 (0x00000124)

System configuration information (internal use only) such as external memory interface, external model information, and output support

Table 1.335. RET\_QUERY\_STD\_DEF0 Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAP_CONVERTER_REG	MAP_CONVERTER_SIG	CONFIG_INFO														AFBC_EN				FBC_EN				SCALER_EN				BWB_EN	RSVD		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### Table 1.336. RET\_QUERY\_STD\_DEF0 Field Description

Bit	Name	Type	Function	Reset Value
[31]	MAP_CONVERTER_REG	R	Extenral Memory interface Definition Use of register-based map converter	0x0
[30]	MAP_CONVERTER_SIG	R	Extenral Memory interface Definition Use of signal-based map converter	0x0
[29:16]	CONFIG_INFO	R	[21] std_switch_en [20] bg_detect [19] 3dnr_en [18] one_axi_en [17] SEC_AXI_EN [16] bus_info. GDI	0x0
[15:12]	AFBC_EN	R	Output Support {AFBC enable, AFBC version ID [2:0]}	0x0
[11:8]	FBC_EN	R	Output Support {FBC enable, FBC version ID[2:0]}	0x0
[7:4]	SCALER_EN	R	Output Support {SCALER enable, SCALER version ID[2:0]}	0x0
[3]	BWB_EN	R	BWB enable flag	0x0
[2:0]	RSVD	R	Reserved	0x0

#### 1.2.4.2.8.6. RET\_QUERY\_STD\_DEF1 (0x00000128)

General hardware configuration information (internal use only)

### Table 1.337. RET\_QUERY\_STD\_DEF1 Bit Assignment

[illegible]

**Table 1.338. RET\_QUERY\_STD\_DEF1 Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	INTERNAL_BLOCK	R	Internal block [31:24] Enabled Support Logics (CU_REPORT, GCU etc.) [27] PERF_TIMER_EN [26] MULTICORE_EN [25] GCU_EN [24] CU_REPORT [23:16] MULTICORE_PRESENT_INFO	0x0
[15:0]	FEATURE_SET	R	[15] Support bandwidth optimization [14:0] reserved	0x0

#### 1.2.4.2.8.7. RET\_QUERY\_CONF\_FEATURE (0x0000012C)

### Configuration for codec support (internal use only)

Table 1.339. RET\_QUERY\_CONF\_FEATURE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONFIG_FEATURE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.340. RET\_QUERY\_CONF\_FEATURE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CONFIG_FEATURE	R	Each flag shows supported codec standard in the WAVE5 series (internal use only) [9] AVC_ENC [8] AVC_DEC [7:6] Reserved [5] VP9_DEC_PROFILE2 [4] VP9_DEC_PROFILE0 [3] HEVC_ENC_MAIN10 [2] HEVC_ENC_MAIN [1] HEVC_DEC_MAIN10 [0] HEVC_DEC_MAIN	0x0

## 1.2.4.2.8.8. RET\_QUERY\_CONF\_DATE (0x00000130)

Table 1.341. RET\_QUERY\_CONF\_DATE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HW_DATE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.342. RET\_QUERY\_CONF\_DATE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	HW_DATE	R	Configuration information 0 (internal use only) This register has the configuration date for the package.	0x0

## 1.2.4.2.8.9. RET\_QUERY\_CONF\_REVISION (0x00000134)

Table 1.343. RET\_QUERY\_CONF\_REVISION Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HW_REVISION																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.344. RET\_QUERY\_CONF\_REVISION Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	HW_REVISION	R	Configuration information 1 (internal use only) This register has revision information for the package.	0x0

**1.2.4.2.8.10. RET\_QUERY\_CONF\_TYPE (0x00000138)****Table 1.345. RET\_QUERY\_CONF\_TYPE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HW_TYPE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.346. RET\_QUERY\_CONF\_TYPE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	HW_TYPE	R	Configuration information 2 This register has configuration type for the package.	0x0

**1.2.4.2.8.11. RET\_QUERY\_PRODUCT\_ID (0x0000013C)****Table 1.347. RET\_QUERY\_PRODUCT\_ID Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRODUCT_ID																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.348. RET\_QUERY\_PRODUCT\_ID Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	PRODUCT_ID	R	The product id (internal use only)	0x0

**1.2.4.2.8.12. RET\_QUERY\_CUSTOMER\_ID (0x00000140)****Table 1.349. RET\_QUERY\_CUSTOMER\_ID Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CUSTOMER_ID																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.350. RET\_QUERY\_CUSTOMER\_ID Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	CUSTOMER_ID	R	The customer id (internal use only)	0x0



### 1.2.4.2.9. QUERY(GET\_RESULT\_DEC) Command Parameter Registers for Decoder

These are command I/O registers where Host processor can set arguments for the QUERY command with 2 of CMD\_QUERY\_OPTION or get return values.

#### 1.2.4.2.9.1. CMD\_QUERY\_OPTION (0x00000104)

QUERY command option

**Table 1.351. CMD\_QUERY\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								QUERY_OPTION							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.352. CMD\_QUERY\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:6]	RSVD	R	Reserved	0x0
[5:0]	QUERY_OPTION	R/W	0x00: GET_VPU_INFO <b>0x02: GET_RESULT</b> 0x03: UPDATE_DISP_IDC 0x04: GET_BW_RESULT 0x05: GET_BS_RD_PTR 0x06: GET_BS_WR_PTR 0x07 : GET_SRC_BUF_IDC  • GET_SRC_BUF_IDC option is valid only in WAVE521C or WAVE521C-custom.  0x61: GET_DEBUG_INFO *Valid only with ERR_TIMEOUT/ERR_TIMEOUT_VCPU in RET_FAIL_REASON 0x62: GET_PF_RESULT (Debugging purpose only)  <b>Caution</b>   If host want to get other information for the commands such as GET_PF_RESULT and GET_BW_INFO, the GET_RESULT option must be called at the end of QUERY.	0x0

#### 1.2.4.2.9.2. CMD\_DEC\_ADDR\_USERDATA\_BASE (0x00000114)

User Data Buffer Base Address

**Table 1.353. CMD\_DEC\_ADDR\_USERDATA\_BASE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

USER_DATA_BUF_BASE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.354. CMD\_DEC\_ADDR\_USERDATA\_BASE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	USER_DATA_BUF_BASE	R/W	Base address of user data buffer User data buffer holds SEI, SPS, and VUI information. This address should be aligned in 4K boundary. VPU reports user data of the decoded frame if user data exists in the decoded frame and the relevant user data report option is enabled. User data buffering/reordering is required to sync user data with display frame.	0x0

## 1.2.4.2.9.3. CMD\_DEC\_USERDATA\_SIZE (0x00000118)

User Data Buffer Size

Table 1.355. CMD\_DEC\_USERDATA\_SIZE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USER_DATA_BUF_SIZE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.356. CMD\_DEC\_USERDATA\_SIZE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	USER_DATA_BUF_SIZE	R/W	Size of user data buffer	0x0

## 1.2.4.2.9.4. CMD\_DEC\_USERDATA\_PARAM (0x0000011C)

User Data Buffer Parameter

Table 1.357. CMD\_DEC\_USERDATA\_PARAM Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																USER_DATA_ENDIAN															





Bit	Name	Type	Function	Reset Value
[29]	PROFILE_TIER_FLAG	R	H.265 : the value of general_tire_flag of active SPS	0x0
[28:24]	PROFILE_IDC	R	H.265/H.264 : the value of general_profile_idc of active SPS	0x0
[23:21]	SPS_MAX_SUB_LAYER	R	H.265/H.264 : the value of maximum number of temporal sub-layers, sps_max_sub_layer_minus1+1, of active SPS	0x0
[20]	RSVD	R	Reserved	0x0
[19:12]	PROFILE_COMPATIBILITY_FLAG	R	H.265 : the value of first 8 bits out of general_profile_compatibility_flag[32] of active SPS. PROFILE_COMPATIBILITY_FLAG[i] is equal to general_profile_compatibility_flag[i] with i = 0 to 7.	0x0
[11]	PROGRESS_SOURCE_FLAG	R	H.265 : the value of general_progressive_source_flag of active SPS	0x0
[10]	INTERLACE_SOURCE_FLAG	R	H.265 : the value of general_interlaced_source_flag of active SPS	0x0
[9]	NON_PACKED_CONSTRAINT_FLAG	R	H.256 : the value of general_non_packed_constraint_flag of active SPS	0x0
[8]	FRAME_ONLY_CONSTRAINT_FLAG	R	H.265 : the value of general_frame_only_constraint_flag of active SPS	0x0
[7:0]	LEVEL_IDC	R	H.265/H.264 : the value of general_level_idc of active SPS	0x0

#### 1.2.4.2.9.7. RET\_QUERY\_DEC\_COLOR\_SAMPLE\_INFO (0x00000124)

Color Sample Information

**Table 1.363. RET\_QUERY\_DEC\_COLOR\_SAMPLE\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSVD								ASPECT_RATIO_IDC								RSVD			LF_PIC_DBK_DISABLE		COLOR_FORMAT_IDC				BIT_DEPTH_CHROMA				BIT_DEPTH_LUMA			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.364. RET\_QUERY\_DEC\_COLOR\_SAMPLE\_INFO Field Description**

Bit	Name	Type	Function	Reset Value
[31:24]	RSVD	R	Reserved	0x0
[23:16]	ASPECT_RATIO_IDC	R	H.265 : The value of aspect_ratio_idc of H.265. See Table E-1 of Annex E.2 of VUI of H.265 specifi-	0x0

Bit	Name	Type	Function	Reset Value
			cation. If not decoded in the bitstream, the value of ASPECT_RATIO_IDC is equal to 0.	
[15:13]	RSVD	R	Reserved	0x0
[12]	LF_PIC_DBK_DISABLE	R	H.265 : 1 when both sao and loop filter are off. 0 otherwise.	0x0
[11:8]	COLOR_FORMAT_IDC	R	H.265/H.264 : Chroma sampling, chroma_format_idc. See H.265 spec clause 6.2 for more information	0x0
[7:4]	BIT_DEPTH_CHROMA	R	Bit depth of chroma sample	0x0
[3:0]	BIT_DEPTH_LUMA	R	Bit depth of luma sample	0x0

#### 1.2.4.2.9.8. RET\_QUERY\_DEC\_ASPECT\_RATIO (0x00000128)

Sample Aspect Ratio

**Table 1.365. RET\_QUERY\_DEC\_ASPECT\_RATIO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SAR_WIDTH																SAR_HEIGHT															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.366. RET\_QUERY\_DEC\_ASPECT\_RATIO Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	SAR_WIDTH	R	H.265 : the horizontal size of the sample aspect ratio. If it is not decoded in bitstream (VUI in case of H.265), the value of SarWidth is equal to 0.	0x0
[15:0]	SAR_HEIGHT	R	H.265 : the vertical size of the sample aspect ratio. If it is not decoded in bitstream(VUI in case of H.265), the value of SarHeight is equal to 0.	0x0

#### 1.2.4.2.9.9. RET\_QUERY\_DEC\_BIT\_RATE (0x0000012C)

Maximum Bit Rate

**Table 1.367. RET\_QUERY\_DEC\_BIT\_RATE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MAX_BIT_RATE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.368. RET\_QUERY\_DEC\_BIT\_RATE Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	MAX_BIT_RATE	R	The maximum input bit rate for maxNumSubLayer, as specified in sub layer HRD parameter of H.265.	0x0

## 1.2.4.2.9.10. RET\_QUERY\_DEC\_FRAME\_RATE\_NR (0x00000130)

Frame Rate Numerator

Table 1.369. RET\_QUERY\_DEC\_FRAME\_RATE\_NR Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAME_RATE_NR																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.370. RET\_QUERY\_DEC\_FRAME\_RATE\_NR Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	FRAME_RATE_NR	R	It returns a frame rate numerator. This field is valid for H.265. If frame rate syntax is not decoded in bitstream, the value of FrameRateNr is equal to -1. If FRAME_RATE_NR and FRAME_RATE_DR are not-zero values, FrameRate is derived as follows. $\text{FrameRate} = \text{FRAME\_RATE\_NR} / \text{FRAME\_RATE\_DR}$ . Otherwise if FRAME_RATE_NR or FRAME_RATE_DR are zero values, the value of FrameRate is invalid.	0x0

## 1.2.4.2.9.11. RET\_QUERY\_DEC\_FRAME\_RATE\_DR (0x00000134)

Frame Rate Denominator

Table 1.371. RET\_QUERY\_DEC\_FRAME\_RATE\_DR Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FRAME_RATE_DR																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.372. RET\_QUERY\_DEC\_FRAME\_RATE\_DR Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	FRAME_RATE_DR	R	It returns a frame rate denominator. This field is valid for H.265. If frame rate syntax is not decoded in bitstream, the value of FrameRateDr is equal to -1.	0x0

## 1.2.4.2.9.12. RET\_QUERY\_DEC\_NUM\_REQUIRED\_FB (0x00000138)

Required Number of Minimum DPB

Table 1.373. RET\_QUERY\_DEC\_NUM\_REQUIRED\_FB Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

RSVD																										MIN_DPB_NUM			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.374. RET\_QUERY\_DEC\_NUM\_REQUIRED\_FB Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4:0]	MIN_DPB_NUM	R	Required number of frame buffers for decoding sequence	0x0

**1.2.4.2.9.13. RET\_QUERY\_DEC\_NUM\_REORDER\_DELAY (0x0000013C)**

Reorder frame number

**Table 1.375. RET\_QUERY\_DEC\_NUM\_REORDER\_DELAY Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
RSVD																										REORDER_DELAY_NUM							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R		

**Table 1.376. RET\_QUERY\_DEC\_NUM\_REORDER\_DELAY Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4:0]	REORDER_DELAY_NUM	R	The value of REORDER_DELAY_NUM is reorder picture number of H.265.	0x0

**1.2.4.2.9.14. RET\_QUERY\_DEC\_SUB\_LAYER\_INFO (0x00000140)**

Sub-layer information

**Table 1.377. RET\_QUERY\_DEC\_SUB\_LAYER\_INFO Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																MAX_TEMPORAL_ID								TEMPORAL_ID							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.378. RET\_QUERY\_DEC\_SUB\_LAYER\_INFO Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	RSVD	R	Reserved	0x0
[15:8]	MAX_TEMPORAL_ID	R/W	Max temporal ID (num_of_temporal_level_minus1 + 1)	0x0
[7:0]	TEMPORAL_ID	R/W	Temporal ID	0x0

**1.2.4.2.9.15. RET\_QUERY\_DEC\_NOTIFICATION (0x00000144)**

Sequence change flag

If NOTI\_FLAG is equal to 1, VPU detects a new sequence. It may require different decoding resources such as DPB size, DPB number, and etc. Otherwise, VPU decodes the subsequent AU of the sequence.

**Table 1.379. RET\_QUERY\_DEC\_NOTIFICATION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
RSVD												NOTI_FLAG_DPB_COUNT	NOTI_FLAG_BITDEPTH	NOTI_FLAG_INTER_RES_CHANGE	NOTI_FLAG_SIZE	RSVD												NOTI_FLAG_PROFILE	RSVD				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

**Table 1.380. RET\_QUERY\_DEC\_NOTIFICATION Field Description**

Bit	Name	Type	Function	Reset Value
[31:20]	RSVD	R/W	Reserved	0x0
[19]	NOTI_FLAG_DPB_COUNT	R/W	If NOTI_FLAG_DPB_COUNT is equal to 1, the current picture needs the different number of DPB.	0x0
[18]	NOTI_FLAG_BITDEPTH	R/W	If NOTI_FLAG_BITDEPTH is equal to 1, the bitdepth of the currently decoded picture is different from the bitdepth of the previously decoded picture.	0x0
[17]	NOTI_FLAG_INTER_RES_CHANGE	R/W	If NOTI_FLAG_INTER_RES_CHANGE is equal to 1, one DPB needs to be reallocated. (VP9 decoder only)	0x0
[16]	NOTI_FLAG_SIZE	R/W	If NOTI_FLAG_SIZE is equal to 1, the decoded size of the current picture is different from the size of the previously decoded picture. Otherwise, the decoded size of current picture is equal to the size of previously decoded picture.	0x0
[15:6]	RSVD	R/W	Reserved	0x0
[5]	NOTI_FLAG_PROFILE	R/W	If NOTI_FLAG_PROFILE is equal to 1, the profile of the current picture is different from the profile of the previously de-	0x0

Bit	Name	Type	Function	Reset Value
			coded picture. Otherwise, the profile of the current picture is equal to the profile of the previously decoded picture.	
[4:0]	RSVD	R/W	Reserved	0x0

#### 1.2.4.2.9.16. RET\_QUERY\_DEC\_USERDATA\_IDC (0x00000148)

Each bit field of USER\_DATA\_FLAG specifies the report result to USER\_DATA\_BUF\_BASE. (HEVC only)

**Table 1.381. RET\_QUERY\_DEC\_USERDATA\_IDC Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG												USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	RSVD	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	USERDATA_FLAG	RSVD	USERDATA_FLAG	USERDATA_FLAG	RSVD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

**Table 1.382. RET\_QUERY\_DEC\_USERDATA\_IDC Field Description**

Bit	Name	Type	Function	Reset Value
[31]	USERDATA_FLAG	R	A flag of the 3rd user_data_registered_itu_t_t35 suffix sei	0x0
[30]	USERDATA_FLAG	R	A flag of the 2nd user_data_registered_itu_t_t35 suffix sei	0x0
[29]	USERDATA_FLAG	R	A flag of the 3rd user_data_registered_itu_t_t35 prefix sei	0x0
[28]	USERDATA_FLAG	R	A flag of the 2nd user_data_registered_itu_t_t35 prefix sei	0x0
[27:17]	USERDATA_FLAG	R	Reserved	0x0
[16]	USERDATA_FLAG	R	A flag of colour_remapping_info prefix sei	0x0
[15]	USERDATA_FLAG	R	A flag of content_light_level_info prefix sei	0x0
[14]	USERDATA_FLAG	R	A flag of film_grain_characteristics_info prefix sei	0x0
[13]	USERDATA_FLAG	R	A flag of tone_mapping_info prefix sei	0x0
[12]	USERDATA_FLAG	R	A flag of knee_function_info sei	0x0
[11]	USERDATA_FLAG	R	A flag of chroma_resampling_filter_hint prefix sei	0x0
[10]	USERDATA_FLAG	R	A flag of mastering_display_color_volume prefix sei	0x0
[9]	RSVD	R	Reserved	0x0
[8]	USERDATA_FLAG	R	A flag of user_data_unregistered suffix sei.	0x0
[7]	USERDATA_FLAG	R	A flag of the 1st user_data_registered_itu_t_t35 suffix sei.	0x0
[6]	USERDATA_FLAG	R	A flag of user_data_unregistered prefix sei	0x0
[5]	USERDATA_FLAG	R	A flag of the 1st user_data_registered_itu_t_t35 prefix sei	0x0
[4]	USERDATA_FLAG	R	A flag of pic_timing sei	0x0
[3]	RSVD	R	Reserved	0x0
[2]	USERDATA_FLAG	R	A flag of vui parameter.	0x0
[1]	USERDATA_FLAG	R	A flag of user data buffer full. User data buffer full flag equal to 1 specifies that decoded frame has more user data size than VPU internal buffer. VPU only dumps the internal buffer size of user data to USER_DATA_BUF_BASE buffer. In other words, VPU is unable to report the rest of the user data to	0x0

Bit	Name	Type	Function	Reset Value
			USER_DATA_BUF_BASE buffer after the internal buffer fullness happens.	
[0]	RSVD	R	Reserved	0x0

#### 1.2.4.2.9.17. RET\_QUERY\_DEC\_PIC\_SIZE (0x0000014C)

Decoded Picture Size

**Table 1.383. RET\_QUERY\_DEC\_PIC\_SIZE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DECODED_PIC_WIDTH																DECODED_PIC_HEIGHT															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.384. RET\_QUERY\_DEC\_PIC\_SIZE Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	DECODED_PIC_WIDTH	R	Decoded Picture Width The value of DECODED_PIC_WIDTH is equal to the value of pic_width_in_luma_samples in H.265 active SPS.	0x0
[15:0]	DECODED_PIC_HEIGHT	R	Decoded Picture Height The value of DECODED_PIC_HEIGHT is equal to the value of pic_height_in_luma_samples in H.265 active SPS.	0x0

#### 1.2.4.2.9.18. RET\_QUERY\_DEC\_CROP\_TOP\_BOTTOM (0x00000150)

Display Crop Offset Top/Bottom (HEVC)

**Table 1.385. RET\_QUERY\_DEC\_CROP\_TOP\_BOTTOM Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DISPLAY_TOP_OFFSET																DISPLAY_BOTTOM_OFFSET															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.386. RET\_QUERY\_DEC\_CROP\_TOP\_BOTTOM Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	DISPLAY_TOP_OFFSET	R	Display top offset	0x0

Bit	Name	Type	Function	Reset Value
			DISPLAY_TOP_OFFSET is equal to leftOffset. topOffset = conf_win_top_offset + def_disp_win_top_offset. See Annex E.3 of H.265 specification for more information.	
[15:0]	DISPLAY_BOTTOM_OFFSET	R	Display bottom offset DISPLAY_BOTTOM_OFFSET is equal to bottomOffset. bottomOffset = conf_win_bottom_offset + def_disp_win_bottom_offset	0x0

#### 1.2.4.2.9.19. RET\_QUERY\_DEC\_CROP\_LEFT\_RIGHT (0x00000154)

Display Crop Offset Left/Right

**Table 1.387. RET\_QUERY\_DEC\_CROP\_LEFT\_RIGHT Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DISPLAY_LEFT_OFFSET																DISPLAY_RIGHT_OFFSET															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.388. RET\_QUERY\_DEC\_CROP\_LEFT\_RIGHT Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	DISPLAY_LEFT_OFFSET	R	Display left offset DISPLAY_LEFT_OFFSET is equal to leftOffset. leftOffset = conf_win_left_offset + def_disp_win_left_offset	0x0
[15:0]	DISPLAY_RIGHT_OFFSET	R	Display right offset DISPLAY_RIGHT_OFFSET is equal to rightOffset. rightOffset = conf_win_right_offset + def_disp_win_right_offset	0x0

#### 1.2.4.2.9.20. RET\_QUERY\_DEC\_AU\_START\_POS (0x00000158)

AU Bitstream Start Position

**Table 1.389. RET\_QUERY\_DEC\_AU\_START\_POS Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
AU_START_POS																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R



**Table 1.390. RET\_QUERY\_DEC\_AU\_START\_POS Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	AU_START_POS	R	Access unit(AU) bitstream start position	0x0

**1.2.4.2.9.21. RET\_QUERY\_DEC\_AU\_END\_POS (0x0000015C)**

AU Bitstream End Position

**Table 1.391. RET\_QUERY\_DEC\_AU\_END\_POS Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AU_END_POS																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.392. RET\_QUERY\_DEC\_AU\_END\_POS Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	AU_END_POS	R	Access unit(AU) bitstream end position	0x0

**1.2.4.2.9.22. RET\_QUERY\_DEC\_PIC\_TYPE (0x00000160)**

Decoded picture type

**Table 1.393. RET\_QUERY\_DEC\_PIC\_TYPE Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
OUTPUT_FLAG	RSVD																				CTU_SIZE		VCL_NAL_UNIT_TYPE						RSVD		PIC_TYPE		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R		

**Table 1.394. RET\_QUERY\_DEC\_PIC\_TYPE Field Description**

Bit	Name	Type	Function	Reset Value
[31]	OUTPUT_FLAG	R	H.265/H.264 : a picture output flag	0x0
[30:12]	RSVD	R	Reserved	0x0
[11:10]	CTU_SIZE	R	CTU size 0 : 16x16 1 : 32x32 2 : 64x64	0x0
[9:4]	VCL_NAL_UNIT_TYPE	R	VCL NAL unit type	0x0
[3]	RSVD	R	Reserved	0x0
[2:0]	PIC_TYPE	R	H.265/H.264 Each field shows the decoded slices for the picture.	0x0

Bit	Name	Type	Function	Reset Value
			If more than one B slice are decoded, it returns 4 with the value of B_SLICE_DECODED[2] equal to 1. If there are all types of slices in a decoded picture, it returns 7. [2] B_SLICE_DECODED [1] P_SLICE_DECODED [0] I_SLICE_DECODED	

#### 1.2.4.2.9.23. RET\_QUERY\_DEC\_PIC\_POC (0x00000164)

Picture Order Count

**Table 1.395. RET\_QUERY\_DEC\_PIC\_POC Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIC_ORDER_COUNT																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.396. RET\_QUERY\_DEC\_PIC\_POC Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	PIC_ORDER_COUNT	R	H.265 : picture order count	0x0

#### 1.2.4.2.9.24. RET\_QUERY\_DEC\_RECOVERY\_POINT (0x00000168)

Recovery point of H.265

**Table 1.397. RET\_QUERY\_DEC\_RECOVERY\_POINT Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD														EXIST_FLAG		BROKEN_LINK_FLAG		EXACT_MATCH_FLAG		SIGNED_RECOVERY_POC_CNT											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.398. RET\_QUERY\_DEC\_RECOVERY\_POINT Field Description**

Bit	Name	Type	Function	Reset Value
[31:19]	RSVD	R	Reserved	0x0
[18]	EXIST_FLAG	R	exist_flag	0x0
[17]	BROKEN_LINK_FLAG	R	broken_link_flag	0x0

Bit	Name	Type	Function	Reset Value
[16]	EXACT_MATCH_FLAG	R	exact_match_flag	0x0
[15:0]	SIGNED_RECOVERY_POC_CNT	R	signed recovery_poc_cnt	0x0

#### 1.2.4.2.9.25. RET\_QUERY\_DEC\_DEBUG\_INDEX (0x0000016C)

FBC and BWB frame buffer index for internal use

**Table 1.399. RET\_QUERY\_DEC\_DEBUG\_INDEX Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEC_FBC_FB_INDEX																DEC_BWB_FB_INDEX															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.400. RET\_QUERY\_DEC\_DEBUG\_INDEX Field Description**

Bit	Name	Type	Function	Reset Value
[31:16]	DEC_FBC_FB_INDEX	R	FBC frame buffer index	0x0
[15:0]	DEC_BWB_FB_INDEX	R	Linear frame buffer index	0x0

#### 1.2.4.2.9.26. RET\_QUERY\_DEC\_DECODED\_INDEX (0x00000170)

Decoded picture index of DPB

**Table 1.401. RET\_QUERY\_DEC\_DECODED\_INDEX Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								DEC_PIC_INDEX							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.402. RET\_QUERY\_DEC\_DECODED\_INDEX Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4:0]	DEC_PIC_INDEX	R	Decoded Picture Index for FBC buffer	0x0

#### 1.2.4.2.9.27. RET\_QUERY\_DEC\_DISPLAY\_INDEX (0x00000174)

Display picture index of DPB

**Table 1.403. RET\_QUERY\_DEC\_DISPLAY\_INDEX Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

RSVD																								DISPLAY_PIC_INDEX			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.404. RET\_QUERY\_DEC\_DISPLAY\_INDEX Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4:0]	DISPLAY_PIC_INDEX	R	Display Picture Index for FBC buffer (by reordering)	0x0

**1.2.4.2.9.28. RET\_QUERY\_DEC\_REALLOC\_INDEX (0x00000178)**

Display picture index of DPB

**Table 1.405. RET\_QUERY\_DEC\_REALLOC\_INDEX Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								DISPLAY_PIC_INDEX							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.406. RET\_QUERY\_DEC\_REALLOC\_INDEX Field Description**

Bit	Name	Type	Function	Reset Value
[31:5]	RSVD	R	Reserved	0x0
[4:0]	DISPLAY_PIC_INDEX	R	Display Picture Index for FBC buffer (by reordering)	0x0

**1.2.4.2.9.29. RET\_QUERY\_DEC\_DISP\_IDC (0x0000017C)****Table 1.407. RET\_QUERY\_DEC\_DISP\_IDC Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
DISPLAY_FLAG																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.408. RET\_QUERY\_DEC\_DISP\_IDC Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	DISPLAY_FLAG	R	Display frame buffer flag.	0x0

## 1.2.4.2.9.30. RET\_QUERY\_DEC\_NUM\_ERR\_CTB (0x00000180)

Number of error CTU

Table 1.409. RET\_QUERY\_DEC\_NUM\_ERR\_CTB Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERROR_CTU_NUMBER																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.410. RET\_QUERY\_DEC\_NUM\_ERR\_CTB Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	ERROR_CTU_NUMBER	R	H.265 : error number of CTU Otherwise : error number of macroblock	0x0

## 1.2.4.2.9.31. RET\_QUERY\_DEC\_FRAME\_NUM (0x00000184)

Decoded frame number (AVC decoder only)

Table 1.411. RET\_QUERY\_DEC\_FRAME\_NUM Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																FRAME_NUM															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.412. RET\_QUERY\_DEC\_FRAME\_NUM Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	RSVD	R	Reserved	0x0
[15:0]	FRAME_NUM	R	Decoded frame number. After decoding one frame, VPU increases a decoded frame number by 1 and stores the decoded frame number to this register.	0x0

## 1.2.4.2.9.32. RET\_QUERY\_LINEAR\_Y\_BASE (0x00000188)

Table 1.413. RET\_QUERY\_LINEAR\_Y\_BASE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LINEAR_Y_BUF_BASE																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Name	Type	Function	Reset Value
[31:0]	LINEAR_Y_BUF_BASE	R/W	Luma display frame buffer address when BWB_ENABLE or SCL_ENABLE is 1.	0x0

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	LINEAR_CB_BUF_BASE	R/W	Cb display frame buffer address when BWB_ENABLE or SCL_ENABLE is 1.	0x0

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	LINEAR_CR_BUF_BASE	R/W	Cr display frame buffer address when BWB_ENABLE or SCL_ENABLE is 1.	0x0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

INPLACE_Y_BASE																																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.420. RET\_QUERY\_INPLACE\_Y\_BASE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	INPLACE_Y_BASE	R/W	Inplace ring buffer luma base address	0x0

## 1.2.4.2.9.36. RET\_QUERY\_INPLACE\_C\_BASE (0x00000198)

Table 1.421. RET\_QUERY\_INPLACE\_C\_BASE Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
INPLACE_C_BASE																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.422. RET\_QUERY\_INPLACE\_C\_BASE Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	INPLACE_C_BASE	R/W	Inplace ring buffer chroma base address	0x0

## 1.2.4.2.9.37. RET\_QUERY\_CORE\_IDC (0x0000019C)

Table 1.423. RET\_QUERY\_CORE\_IDC Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																STAGE3_CORE_IDC				STAGE2_CORE_IDC				STAGE1_CORE_IDC				STAGE0_CORE_IDC			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.424. RET\_QUERY\_CORE\_IDC Field Description

Bit	Name	Type	Function	Reset Value
[31:16]	RSVD	R	Reserved	0x0
[15:12]	STAGE3_CORE_IDC	R	allocated core idc for stage #3 (package-encoding)	0x0
[11:8]	STAGE2_CORE_IDC	R	allocated core idc for stage #2 (vcove)	0x0
[7:4]	STAGE1_CORE_IDC	R	allocated core idc for stage #1 (prescan-decoding)	0x0

Bit	Name	Type	Function	Reset Value
[3:0]	STAGE0_CORE_IDC	R	allocated core idc for stage #0 (seek/prepare)	0x0

## 1.2.4.2.9.38. RET\_QUERY\_HOST\_CMD\_TICK (0x000001B8)

Table 1.425. RET\_QUERY\_HOST\_CMD\_TICK Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HOST_CMD_TICK																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.426. RET\_QUERY\_HOST\_CMD\_TICK Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	HOST_CMD_TICK	R/W	Tick of DEC_PIC command for the picture	0x0

## 1.2.4.2.9.39. RET\_QUERY\_DEC\_SEEK\_START\_TICK (0x000001BC)

Table 1.427. RET\_QUERY\_DEC\_SEEK\_START\_TICK Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEEK_START_TICK																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.428. RET\_QUERY\_DEC\_SEEK\_START\_TICK Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	SEEK_START_TICK	R/W	Start tick of seeking slices of the picture	0x0

## 1.2.4.2.9.40. RET\_QUERY\_DEC\_SEEK\_END\_TICK (0x000001C0)

Table 1.429. RET\_QUERY\_DEC\_SEEK\_END\_TICK Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEEK_END_TICK																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



**Table 1.430. RET\_QUERY\_DEC\_SEEK\_END\_TICK Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	SEEK_END_TICK	R/W	End tick of seeking slices of the picture	0x0

**1.2.4.2.9.41. RET\_QUERY\_DEC\_PARSING\_START\_TICK (0x000001C4)**

**Table 1.431. RET\_QUERY\_DEC\_PARSING\_START\_TICK Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PARSE_START_TICK																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.432. RET\_QUERY\_DEC\_PARSING\_START\_TICK Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	PARSE_START_TICK	R/W	Start tick of parsing slices of the picture	0x0

**1.2.4.2.9.42. RET\_QUERY\_DEC\_PARSING\_END\_TICK (0x000001C8)**

**Table 1.433. RET\_QUERY\_DEC\_PARSING\_END\_TICK Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PARSE_END_TICK																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.434. RET\_QUERY\_DEC\_PARSING\_END\_TICK Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	PARSE_END_TICK	R/W	End tick of parsing slices of the picture	0x0

**1.2.4.2.9.43. RET\_QUERY\_DEC\_DECODING\_START\_TICK (0x000001CC)**

**Table 1.435. RET\_QUERY\_DEC\_DECODING\_START\_TICK Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEC_START_TICK																															

Bit	Name	Type	Function	Reset Value
[31:0]	DEC_START_TICK	R/W	Start tick of decoding slices of the picture	0x0

### Table 1.437. RET QUERY DEC DECODING END TICK Bit Assignment

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	DEC_END_TICK	R/W	End tick of decoding slices of the picture	0x0

## Warning Information

[illegible]

Bit	Name	Type	Function	Reset Value
[31:0]	DEC_WARN_INFO	R/W	Please refer to <a href="#">Section B.2, “Decode Error and Warning”</a> defining warnings that VPU might have.	0x0

## Error Information

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

ERROR_INFO																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.442. RET\_QUERY\_DEC\_ERR\_INFO Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	ERROR_INFO	R/W	Please refer to <a href="#">Section B.2, “Decode Error and Warning”</a> defining errors that VPU might have.	0x0

## 1.2.4.2.9.47. RET\_QUERY\_DEC\_SUCCESS (0x000001DC)

Table 1.443. RET\_QUERY\_DEC\_SUCCESS Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 1.444. RET\_QUERY\_DEC\_SUCCESS Field Description

Bit	Name	Type	Function	Reset Value
[31:2]	RSVD	R	Reserved	0x0
[1:0]	QUERY_DEC_SUCCESS	R/W	It indicates that decoding result for enqueued decode command(INIT_SEQ or DEC_PIC) 00: FAIL If the value is not "zero", it means "SUCCESS" 01: SUCCESS 10: SUCCESS_WITH_WARNING (success but there exist some warning) If it returns FAIL, please refer to RET_QUERY_DEC_ERR_INFO. If it returns SUCCESS_WITH_WARNING, please refer to RET_QUERY_DEC_WARN_INFO	0x0

### 1.2.4.2.10. QUERY(UPDATE\_DISP\_IDC) Command Parameter Registers

These are command I/O registers where Host processor can set arguments for the QUERY command with 3 of CMD\_QUERY\_OPTION or get return values.

#### 1.2.4.2.10.1. CMD\_QUERY\_OPTION (0x00000104)

QUERY command option

**Table 1.445. CMD\_QUERY\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								QUERY_OPTION							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.446. CMD\_QUERY\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:6]	RSVD	R	Reserved	0x0
[5:0]	QUERY_OPTION	R/W	0x00: GET_VPU_INFO 0x02: GET_RESULT <b>0x03: UPDATE_DISP_IDC</b> 0x04: GET_BW_RESULT 0x05: GET_BS_RD_PTR 0x06: GET_BS_WR_PTR 0x61: GET_DEBUG_INFO *Valid only with ERR_TIMEOUT/ERR_TIMEOUT_VCPU in RET_FAIL_REASON 0x62: GET_PF_RESULT (Debugging purpose only) 0x06: GET_BS_WR_PTR	0x0

#### 1.2.4.2.10.2. CMD\_QUERY\_DEC\_SET\_DISP\_IDC (0x00000118)

**Table 1.447. CMD\_QUERY\_DEC\_SET\_DISP\_IDC Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SET_DISP_IDC																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.448. CMD\_QUERY\_DEC\_SET\_DISP\_IDC Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	SET_DISP_IDC	R/W	Set display flag value. VPU and Host handshake display frame buffer ownership. For example, display flag for frame buffer 0 is 1, host have ownership for	0x0

Bit	Name	Type	Function	Reset Value
			the frame buffer 0 and VPU can't write any data to frame buffer 0 until host release and set 0 to display flag of frame buffer 0. SET_DISP_IDC and CLR_DISP_IDC is used to set/clear display flag for 0~31 display frame buffer.	

## 1.2.4.2.10.3. CMD\_QUERY\_DEC\_CLR\_DISP\_IDC (0x0000011C)

Table 1.449. CMD\_QUERY\_DEC\_CLR\_DISP\_IDC Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CLR_DISP_IDC																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.450. CMD\_QUERY\_DEC\_CLR\_DISP\_IDC Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	CLR_DISP_IDC	R/W	Clear display flag value	0x0

## 1.2.4.2.10.4. RET\_QUERY\_DEC\_DISP\_IDC (0x0000017C)

Table 1.451. RET\_QUERY\_DEC\_DISP\_IDC Bit Assignment

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEC_DISP_IDC																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 1.452. RET\_QUERY\_DEC\_DISP\_IDC Field Description

Bit	Name	Type	Function	Reset Value
[31:0]	DEC_DISP_IDC	R/W	Display frame buffer indication	0x0

### 1.2.4.2.11. QUERY(GET\_BS\_RD\_PTR) Command Parameter Registers

These are command I/O registers where Host processor can set arguments for the QUERY command with 5 of CMD\_QUERY\_OPTION or get return values.

#### 1.2.4.2.11.1. CMD\_QUERY\_OPTION (0x00000104)

QUERY command option

**Table 1.453. CMD\_QUERY\_OPTION Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																								QUERY_OPTION							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.454. CMD\_QUERY\_OPTION Field Description**

Bit	Name	Type	Function	Reset Value
[31:6]	RSVD	R	Reserved	0x0
[5:0]	QUERY_OPTION	R/W	0x00: GET_VPU_INFO 0x02: GET_RESULT 0x03: UPDATE_DISP_IDC 0x04: GET_BW_RESULT <b>0x05: GET_BS_RD_PTR</b> 0x06: GET_BS_WR_PTR 0x07 : GET_SRC_BUF_IDC  • GET_SRC_BUF_IDC option is valid only in WAVE521C or WAVE521C-custom.  0x61: GET_DEBUG_INFO *Valid only with ERR_TIMEOUT/ERR_TIMEOUT_VCPU in RET_FAIL_REASON 0x62: GET_PF_RESULT (Debugging purpose only)	0x0

#### 1.2.4.2.11.2. RET\_QUERY\_ENC\_BS\_RD\_PTR (0x0000011C)

**Table 1.455. RET\_QUERY\_ENC\_BS\_RD\_PTR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
QUERY_DEC_BS_RD_PTR																																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

**Table 1.456. RET\_QUERY\_ENC\_BS\_RD\_PTR Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	QUERY_DEC_BS_RD_PTR	R	The start position of bistream buffer for the currnetly encoded picture	0x0

### 1.2.4.2.12. UPDATE\_BS Command Parameter Registers for Decoder

These are command I/O registers where Host processor can set arguments for the UPDATE\_BS command or get return values.

#### 1.2.4.2.12.1. CMD\_BS\_WR\_PTR (0x0000011C)

Bitstream buffer size

**Table 1.457. CMD\_BS\_WR\_PTR Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS_WR_PTR																															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 1.458. CMD\_BS\_WR\_PTR Field Description**

Bit	Name	Type	Function	Reset Value
[31:0]	BS_WR_PTR	R/W	Bitstream buffer write pointer	0x0

#### 1.2.4.2.12.2. CMD\_BS\_OPTIONS (0x00000120)

Bitstream buffer option

**Table 1.459. CMD\_BS\_OPTIONS Bit Assignment**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD																														END_OF_STREAM	EXPLICIT_END
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W

**Table 1.460. CMD\_BS\_OPTIONS Field Description**

Bit	Name	Type	Function	Reset Value
[31:2]	RSVD	R	Reserved	0x0
[1]	END_OF_STREAM	R/W	End of Stream flag	0x0
[0]	EXPLICIT_END	R/W	Explicit end flag	0x0




# Chapter 2

## APPLICATION INTERFACE

### 2.1. VPU API-based Control Mechanism

Host applications can control VPU at an API level through pre-defined API set. They can send a command with arguments, receive an interrupt indicating a requested operation has completed, or get a result of the command by using API functions as shown in [Figure 2.1, “SW control model of VPU from host application”](#).




**Figure 2.1. SW control model of VPU from host application**

Each API definition includes the requested command as well as input and output data structure. The given command from API function is always written on a dedicated I/O register, and the input and output data structure are transmitted on a set of command I/O registers which contain input arguments and output results. So application programmers do not need to struggle with learning many of the host interface registers and their usage.

## 2.2. VPU API Reference Software

We provide customers with API reference software which is an implementation of codec application using VPU API functions. It helps application programmers develop their video applications by simply referring to or by porting it to fit their target CPU and OS.

There are five hierarchical layers in VPU API reference software, and [Figure 2.2, “API Reference Software Architecture”](#) shows the architectural layers of VPU API reference software.




**Figure 2.2. API Reference Software Architecture**

- The VPU Application Layer is a kind of sample application stuff for decoding bitstream (packetized in general containers) and encoding image data by calling the VPU APIs.
- The VPU API Layer is the application-interface software stack to communicate with VPU hardware architecture. It can work on various OS platforms through VPU Device Driver Interface (VDI) that is able to get OS function calls.
- The VDI layer has some OS dependent codes for each OS that we support, and if there is a kernel mode in the OS, the VDI layer can communicate with the Device Driver Layer. Current API Reference Software implements three different types of VDI and their device drivers for Linux and NonOS and has a plan for extension and support for other OS.

## 2.2.1. Source Tree

[Figure 2.3, “Source Tree of VPU API Reference Software”](#) shows the source tree structure of the reference software package that we release.

<Root>/




**Figure 2.3. Source Tree of VPU API Reference Software**

## 2.2.2. Architecture

### 2.2.2.1. Application Layer

As a top most layer of reference software, the VPU Application Layer has three functionalities. First, it contains video control sequences for decoding and displaying with given arguments. Second, it has a helper module that reads and writes a result from decoding and/or encoding and that interfaces with hardware resources through VDI module. And lastly, it also has user interface functions to communicate with application user through console menu.

To support these functions, the VPU Application Layer consists of Sample Test module, Parser module, VPUHelper module, and Mixer Module. [Figure 2.4, “Application Layer”](#) shows the modules of the Application Layer.



**Figure 2.4. Application Layer**

The relevant codes are in the `sample` directory, and they have simple functions such as `Init`, `Open`, `SeqInit`, `Decode/Encode`, `Close`, `Deinit` to control VPU hardware using VPU APIs, and also have system related codes that allocate decoder PP frame buffers, encoder source frame buffers, and bitstream buffer like user dependent memory. There is neither platform dependent code nor porting layer.

The following shortly describes responsibilities of each module and related files


- Sample Test module : main function in `main_w5_enc_test.c` or `main_w5_dec_test.c`
  - Start entry point
  - `argc`, `argv` parameter base
  - `hevc_dec_test` function with elementary stream
  - `hevc_enc_test` function with encoder option `cfg` file and user input encode option
  - `MultiInstanceTest` function : Multiple instance testing with multiple tasks that have different codec standards.
  - Calling VPU APIs and VDI to handle VPU

- **Parser module : ffmpeg open source library**
  - To make API reference software capable of extracting elementary stream from various multimedia containers.
- **VpuHelper module : sample/helper directory**
  - Helper functions for video codec interface
  - Bitstream directory : A code that reads and writes bitstream from/to the memory.
  - comparator : A function that compares result data between c-model and FPGA/SoC conformance test
  - display : display module
  - hm : Codes that reads out cfg files
  - misc : Other miscellaneous codes such as getopt for FPGA setting and md5
  - yuv : Codes that read and write YUV data from/to the memory
- **Mixer module : mixer.c**
  - Handle Chips&Media display module
  - Software based display support, including a yuv2rgb converter for display OS frame buffer

## 2.2.2.2. API Layer

The VPU API Layer is responsible for access to VPU hardware registers and direct control. This layer is composed of two modules, Main API module and Tilemap API module, which all are implemented in vpuapi.c and vpugdi.c. The task of Sample Test module from the upper Application Layer calls the VPU API functions in this API layer to control the VPU Hardware. There is neither platform dependent code nor porting layer.

[Figure 2.5, “VPU API Layer”](#) illustrates the modules of the VPU API Layer, hierarchy, and interactions.



**Figure 2.5. VPU API Layer**

The following shortly describes responsibilities of each module and related files.

- **Main API module : VpuApi.c**


- Decoder API function bodies to control the VPU Hardware and instance handle
- All of the codec standard implementations share Host Interface on VPU hardware, so that these API functions can have simple architecture.
- To support multiple instances, the opened instance handle pool resides under VpuApiFunc.c.
- Some API functions access VPU Hardware registers directly through VDI functions.
- Some API functions access VDI functions for allocating codec dependent memory and waiting for VPU interrupt
- Some API functions jump to their sub-functions under VpuApiFunc.c to access the VPU hardware registers step by step.

### 2.2.2.3. VDI Layer

The VPU Device Driver Interface(VDI) can interface with OS layer or VPU directly. If the target system has a kernel mode such as Linux, VDI calls its device driver. For other OS like RTOS or Non OS platform, VDI can interface with the OS layer or VPU directly.

The relevant codes are in vdi directory and they have some porting layer (platform dependent codes) to integrate to a new target system. There is not any VPU dependency.

[Figure 2.6, “VDI Layer”](#) shows which components or function modules are in the VDI layer.



**Figure 2.6. VDI Layer**

The VDI Layer is taking charge of the following things.

- Read/Write VPU Register
- Read/Write physical memory
- Convert physical address to virtual address
- Allocate/Free memory
- Management of memory map for VPU in case not to use dynamic allocation, but to use system call
- Management of instances with shared memory in kernel mode
- SoC specified feature (HW reset, clock gating, interrupt)

#### **2.2.2.4. Device Driver Layer**

The Device Driver Layer accesses and handles VPU hardware, running in kernel mode if the OS has a framework for device driver. The relevant codes reside in VDI/[OS]/driver directory. It allocates physical buffer by using OS function calls, handles an interrupt, manages shared memory that is used for vpuapi handles for multi-process application.

### **2.2.3. Supported Operating Systems**

#### **2.2.3.1. Linux**

VPU Reference Software is ported to Embedded Linux kernel version 2.6.35, with including OpenMAX-IL component, OMX core, and Gstreamer plugin. The relevant codes are in VDI/linux folder.

- Build Environment
  - Toolchain : Sourcery CodeBench Lite 2011.09-65 for GNU/Linux
  - makefile in root folder : BUILD\_CONFIGURATION variable should be Debug\_Embedded\_Linux. Also configure CC, CXX, and AR variables in case that cross compiler needs to be changed.
- Verification platform
  - ARM + FPGA platform board of SOCLE inc.

#### **2.2.3.2. Android**

VPU Reference Software is ported to Android version 2.3.4, with including OpenMAX-IL component, OMX core, and Stagefright plugin. The relevant codes are in VDI/linux folder.

- Build Environment
  - Toolchain : Android Built-in Toolchain
  - Android.mk in root folder.
- Verification platform
  - ARM + FPGA platform board of SOCLE inc.

#### **2.2.3.3. Non OS**

VPU Reference Software is ported to ARM core base without a special OS. The relevant codes are in VDI/nonos folder.

- Build Environment
  - Sourcery CodeBench Lite 2011.09-65 for ARM EABI
  - makefile in root folder : BUILD\_CONFIGURATION variable should be Debug NonOS.
- Verification Platform
  - MQX RTOS for certain ARCH platform
  - UCOS RTOS for certain ARM platform

## 2.3. Porting to Target System

### 2.3.1. Identifying Build Tool( c - compiler )

#### Example 2.1. config.h

```
-----
#      define PLATFORM_NON_OS
#      error "Unknown compiler."
-----
```

Application should choose their target OS among PLATFORM\_WIN32, PLATFORM\_LINUX, PLATFORM\_NON\_OS

- PLATFORM\_LINUX : when target platform is either embedded Linux or Android
- PLATFORM\_WIN32 : when target platform is Windows Embedded Compact 7 or Windows8
- PLATFORM\_QNX : when target platform is Unix
- PLATFORM\_NON\_OS : when not in use of OS

For any other OS that is not defined here, new definition and platform dependent codes for that OS might be added.

### 2.3.2. Porting VDI

#### 2.3.2.1. Creating a New VDI Folder

The first thing to port VDI is creating a new VDI folder and adapting the vdi.c and vdi\_osal.c file to a new target system.

#### 2.3.2.2. vdi Function Prototype

#### Example 2.2. vdi.h

```
-----
int vdi_probe(unsigned long core_idx);
int vdi_init(unsigned long core_idx);
int vdi_release(unsigned long core_idx);    //this function may be called only
                                           at system off.

vpu_instance_pool_t * vdi_get_instance_pool(unsigned long core_idx);
int vdi_get_common_memory(unsigned long core_idx, vpu_buffer_t *vb);
int vdi_allocate_dma_memory(unsigned long core_idx, vpu_buffer_t *vb);
void vdi_free_dma_memory(unsigned long core_idx, vpu_buffer_t *vb);
int vdi_get_sram_memory(unsigned long core_idx, vpu_buffer_t *vb);
int vdi_wait_interrupt(unsigned long core_idx, int timeout, unsigned long
addr_bit_int_reason);
int vdi_hw_reset(unsigned long core_idx);
-----
```



```

int vdi_set_clock_gate(unsigned long core_idx, int enable);
int vdi_get_clock_gate(unsigned long core_idx);
int vdi_get_instance_num(unsigned long core_idx);
void vdi_write_register(unsigned long core_idx, unsigned long addr, unsigned int data);
unsigned long vdi_read_register(unsigned long core_idx, unsigned long addr);
int vdi_write_memory(unsigned long core_idx, unsigned long addr,
unsigned char *data, int len, int endian);
int vdi_read_memory(unsigned long core_idx, unsigned long addr,
unsigned char *data, int len, int endian);
int vdi_lock(unsigned long core_idx);
void vdi_unlock(unsigned long core_idx);
int vdi_disp_lock(unsigned long core_idx);
void vdi_disp_unlock(unsigned long core_idx);
int vdi_wait_vpu_busy(unsigned long coreIdx, int timeout, unsigned long addr_bit_busy_flag);
void vdi_log(unsigned long coreIdx, int cmd, int step);
-----

```

### 2.3.2.3. Implementation of vdi.c

#### **#define VDI\_SYSTEM\_ENDIAN, VDI\_LITTLE\_ENDIAN**

Sets an endian mode according to SoC's bus endian. For example, SoC uses AXI bus of ARM processor, VDI\_LITTLE\_ENDIAN should be defined.

#### **#define VPU\_BIT\_REG\_BASE 0x10000000**

Sets the base address for VPU hardware register in SoC's memory map. When there is a device driver on the target platform, the device driver does set this address and so application does not need to set.

#### **#define VDI\_SRAM\_BASE\_ADDR 0x00**

Sets the base address for VPU Secondary AXI bus (SRAM).

**Note** | Set VDI\_DRAM\_PHYSICAL\_BASE instead when you use VDI for Linux or Windows.

#### **#define VDI\_SRAM\_SIZE 0x25000**

Sets the size of VPU Secondary AXI bus (SRAM).

#### **#define VDI\_DRAM\_PHYSICAL\_BASE 0x00**

Assigns the base address of memory that VPU uses. When there is a device driver on the target platform, application should make the device driver get the base address through the IOCTL, VDI\_IOCTL\_GET\_RESERVED\_VIDEO\_MEMORY\_INFO.

#### **#define VDI\_DRAM\_PHYSICAL\_SIZE (1024\*1024\*1024)**

Sets total size of memory that VPU uses

**Note** | When you use VDI for Linux or Windows, set VPU\_INIT\_VIDEO\_MEMORY\_SIZE\_IN\_BYTE instead which is found vdi/linux(or windows)/driver/vpu.c.

#### **#define SUPPORT\_MULTI\_CORE\_IN\_ONE\_DRIVER**

Enable this when VPU cores are in a same SOC using one DRAM. Comment out this code when VPU cores are in different SOC's using their own DRAM.

#### **vdi\_init()**

This function creates a new vdi handle. For the OS with device driver, this function loads the device driver. It creates VPU instance mutexes for each OS and display lock mutex handles.

#### **vdi\_hw\_reset()**

This function is for VPU hardware reset. It should include some codes to issue a reset signal for VPU according to SoC environment.

#### **vdi\_lock(), vdi\_unlock()**

In multi-thread(multi-task) environment, a pair of these functions prevent VPU as a critical section from being concurrently accessed by threads. Add a mutex lock/unlock function according to target system. For

example, application can use `pthread_mutex_lock()` and `pthread_mutex_unlock()` function when its target system is Linux.

#### **vdi\_write\_register(), vdi\_read\_register()**

These functions write to and read from Host Interface Register of VPU. Register access function is required to implement according to target system. It is supposed to direct access to VPU register address with volatile keyword as a default setting.

#### **vdi\_write\_memory(), vdi\_read\_memory()**

This function transfers data between CPU memory and VPU memory. `vdi_write_register()` copies CPU memory data (buffer pointer as an input argument) to the VPU target address. Vice versa `vdi_read_register()` copies data from VPU memory to CPU memory. As default a `memcpy()` function is used for this, but it might be possible to replace with a system dma copy function.

#### **vdi\_set\_clock\_gate(), vdi\_get\_clock\_gate()**

This function enables VPU clock gating. Application should implement a function to gate or ungate the VPU clock according to SoC environment. It is an option for low power, not mandatory to implement.

#### **vdi\_get\_sram\_memory()**

This function returns the address of VPU secondary memory. Application does not need to port it, but simply assign the base address to `VDI_SRAM_BASE_ADDR`.

#### **vdi\_get\_common\_memory()**

This function returns common DRAM memory address that is used by VPU. Porting is not desired.

#### **vdi\_wait\_interrupt**

This function waits for an interrupt. If SoC supports an interrupt, application should add an interrupt waiting function for the target OS. We provide a polling function that reads out VPU status register periodically for the SoC not using an interrupt, and application should add the `Sleep(1)` code in it according to your target system because timeout is calculated in unit of 1ms.

### **2.3.2.4. Implementation of vdi\_osal.c**

#### **LogMsg function()**

This function sets print of debug string such as UART print.

#### **osal\_memcpy(), osal\_memset(), osal\_malloc(), osal\_free()**

This function manages virtual memory of OS. VDI controls the physical memory used for VPU DMA.

#### **osal\_fxxx()**

This function is for file processing. Application(VPURUN) code load or save bistream and image output in a file format, so there is need for application to work with file system.

#### **link system library**

Since VDI calls system related functions (malloc, memcpy, and so forth), libc libraries for the target OS should be prepared and linked.

## **2.3.3. Configuration of VPU**

### **2.3.3.1. VPUAPI/vpuconfig.h**

#### **MAX\_INST\_HANDLE\_SIZE**

It is the size of variable holding information of instances that are managed inside driver. It must not be changed.

#### **MAX\_NUM\_INSTANCE**

Configures the number of instance to run if application wants to operate more than one instance. Instances could be set as many as possible within DRAM size available.

**MAX\_NUM\_VPU\_CORE**

Sets the number of VPU cores if target SoC does have more than one VPU core to enable parallel processing or multi-channel.

**VPU\_BUSY\_CHECK\_TIMEOUT**

Sets waiting time until a certain command is executed. This is millisecond unit and if there is not any response from it, VPU returns the error code, RETCODE\_VPU\_RESPONSE\_TIMEOUT.

**VPU\_FRAME\_ENDIAN**

Sets an endian mode for frame buffer(image) data. i.e. VDI\_128BIT\_LITTLE\_ENDIAN is set when ARM processor and AXI Bus is used.

**VPU\_STREAM\_ENDIAN**

Sets an endian mode for bistream buffer data VDI\_128BIT\_LITTLE\_ENDIAN is set when ARM processor and AXI Bus is used.

**CBCR\_INTERLEAVE**

Sets a CBCR interleave mode

- 1 : CBCR interleaved
- 0 : CBCR separated

i.e. Set this to 1 when FOURCC value is NV12. Or set this to 0 when FOURCC value is YV12.

**NV21\_ENABLE**

Specifies the chroma interleave format.

- 1 : NV21
- 0 : NV12

**SIZE\_COMMON**

It is the total size of code memory and stack memory which all are used by VPU.

**WAVE5\_MAX\_CODE\_BUF\_SIZE**

It is the size of firmware binary file. 1MB or less should be allocated for this code and stack memory.

**WAVE521DEC\_WORKBUF\_SIZE/WAVE521ENC\_WORKBUF\_SIZE**

It is the size of work buffer where some variables for running VPU are saved. More than 512KB of memory region should be allocated for this.

**MAX\_NUM\_VCORE**

It is the number of VCE core inside VPU. It should set to 1.

## 2.3.4. Porting Device Driver

When user mode and kernel mode are separated on the OS such as Linux, it is expected to do porting the VDI part to fit into a new target OS. Application should implement a device driver for framework of the target OS.

### 2.3.4.1. IO Control Codes

#### Porting IOCTL Codes for Linux driver

```
VDI_IOCTL_MAGIC    'V'

VDI_IOCTL_WAIT_INTERRUPT      _IO(VDI_IOCTL_MAGIC, 2)
VDI_IOCTL_SET_CLOCK_GATE     _IO(VDI_IOCTL_MAGIC, 3)
VDI_IOCTL_RESET              _IO(VDI_IOCTL_MAGIC, 4)
VDI_IOCTL_GET_INSTANCE_POOL  _IO(VDI_IOCTL_MAGIC, 5)
VDI_IOCTL_GET_RESERVED_VIDEO_MEMORY_INFO _IO(VDI_IOCTL_MAGIC, 8)
```

**VDI\_IOCTL\_WAIT\_INTERRUPT**

A waiting function based on interrupt scheduling for the device driver framework.

**VDI\_IOCTL\_SET\_CLOCK\_GATE**

Clock gating on/off

**VDI\_IOCTL\_RESET**

HW reset signal on/off

**VDI\_IOCTL\_GET\_INSTANCE\_POOL**

Returns shared memory which is used by VDI and VPU API. This memory should always be returned with same region.

**VDI\_IOCTL\_GET\_RESERVED\_VIDEO\_MEMORY\_INFO**

Allocates the entire size of memory that is used for VPU hardware and returns the address. Video processing demands considerable of memory space and most of the memory allocations should be done at booting time, which is also dependent on OS. Therefore device driver actually allocates memory for VPU at booting time, and VDI returns the memory information by the VDI\_IOCTL\_GET\_RESERVED\_VIDEO\_MEMORY\_INFO io-control.

**Note** | For an example of making a new device driver, please refer to sample driver codes in vdi/linux/driver folder.

**2.3.4.2. Device Driver Configuration****#define VPU\_SUPPORT\_CLOCK\_CONTROL**

Enable Clock Gating control by using clock library in Linux kernel.

**#define VPU\_SUPPORT\_ISR**

Enable the use of interrupt service routine.

**#define VPU\_SUPPORT\_PLATFORM\_DRIVER\_REGISTER**

Get a base address and IRQ number from platform driver library.

**#define VPU\_INIT\_VIDEO\_MEMORY\_SIZE\_IN\_BYTE**

Set the memory size for memory allocation for running VPU. It must be larger than REQUIRED\_VPU\_MEMORY\_SIZE that is calculated by vpuconfig.h.

**#define VPU\_SUPPORT\_RESERVED\_VIDEO\_MEMORY**

Enable the use of reserved memory region for VPU memory. When this is disabled, application should allocate memory by calling kernel API for device driver's non-cache/continuous physical memory allocation. For example, Linux driver uses a dma\_alloc\_coherent function.

**#define VDI\_DRAM\_PHYSICAL\_BASE**

Set the physical base address of reserved memory if VPU\_SUPPORT\_RESERVED\_VIDEO\_MEMORY is enabled.

**2.4. Verification**

For information on how to run sample decode/encode test using Chips&Media API reference software, please refer to the *Chapter 4. Software Verification Environment* of *Verification Guide*.

# Chapter 3

## HOW TO CONTROL VPU

### 3.1. VPU Initialization

When host processor turns on VPU for the first time, host processor needs to follow the steps below to activate VPU, which is called an initialization process. All these manual procedures including VPU hardware reset, firmware load, interrupt enable, and VPU start can be replaced with simply calling a single API function `VPU_Init()` that we provide.

1. Set `VPU_PO_CONF` register to 0.
2. Reset all hardware blocks by setting `VPU_RESET_REQ` register to `0x7FF_FFFF`.
  - a. If the VPU does not have an internal RESET controller, the procedure 2 to 4 can be ignored, In this case, host processor must assert reset to VPU components by controlling the PMU in SoC or external module.
3. Wait until `VPU_RESET_STATUS` register becomes 0.
4. Set `VPU_RESET_REQ` register to 0.
5. After the reset, now `VPU_REMAP_CORE_START` register has 0.
6. Place the binary file of firmware in the SDRAM where is accessible by VPU.
  - a. Set `ADDR_CODE_BASE` register to SDRAM address where the firmware is placed. `ADDR_CODE_BASE` must be aligned in 4KB boundary.
  - b. Set `CODE_SIZE` to the size of firmware.
  - c. Set `CODE_PARAM` with endian. This should be same with the firmware's endian.
7. VPU starts booting from 0x0 of virtual address. Therefore, the code region should be remapped to virtual address for VPU,
  - a. Set `VPU_REMAP_CTRL` register. (set `GLOB_EN` flag to 1 for global setting such as Endianness and enter the values of `ENDIAN`.)
  - b. Set `VPU_REMAP_VADDR` to 0x0 (Code Section always starts from 0)
  - c. Set `VPU_REMAP_PADDR` with `ADDR_CODE_BASE`.
8. Set `HW_OPTION` register for activating hardware options such as UART or debug option. Generally it is 0.
9. Set `VPU_VINT_ENABLE` register to enable an initial interrupt if necessary.
10. Set `VPU_FIO_DATA` using the programmable AXI ID. It is optional. (default: 0)
  - [31:28] Processor AXI ID (not supported in one AXI environment)
  - [27:24] PRP AXI ID (not supported in one AXI environment, encoder only)
  - [23:20] FBD\_Y AXI ID (not supported in one AXI environment)
  - [19:16] FBC\_Y AXI ID (not supported in one AXI environment)
  - [15:12] FBD\_C AXI ID (not supported in one AXI environment)
  - [11:08] FBC\_C AXI ID (not supported in one AXI environment)

[7:4] Primary AXI ID

[3:0] Secondary AXI ID

11. Set VPU\_FIO\_CTRL\_ADDR with the programmable AXI ID register address which is 0xFE0C. It is optional.

12. Set the 4-bit base address of 36-bit addressing for VCPU (let PROC\_EXT\_ADDR). This procedure is OPTIONAL and valid for the customized product only.

a. Set VPU\_FIO\_DATA as PROC\_EXT\_ADDR (4bit)

b. Set VPU\_FIO\_CTRL\_ADDR register as 0x1FEC0

c. Check whether VPU\_FIO\_CTRL\_ADDR[31] is 1.

**Note** | In general, API provide FIO access function. In this case, write to FIO address=0xFEC0 and data=(PROC\_EXT\_ADDR & 0xF)

13. Set the property of AXI. This procedure is OPTIONAL and valid for the customized product only.

a. Set VPU\_FIO\_DATA as described below:

i. [6:4] AxPROT

ii. [3:0] AxCACHE

b. Set VPU\_FIO\_CTRL\_ADDR register as 0x1FEE0.

c. Check whether the VPU\_FIO\_CTRL\_ADDR[31] is 1.

**Note** | In general, API provides an FIO access function. In this case, write to FIO address=0xFEE0 and data=((AxPROT & 0x7) << 4) | (AxCACHE & 0xF).

14. If you set 36-bit addressing feature or AXI property, please rewrite the value to CMD\_INIT\_AXI\_PARAM register(0x017C) for INIT\_VPU command. The register detailed is described in the register part.

15. Set the QoS of AXI for PCORE. This procedure is OPTIONAL and valid for the customized product only.

a. Set VPU\_FIO\_DATA as PCORE\_QoS\_R\_CH.

b. Set VPU\_FIO\_CTRL\_ADDR register as 0x1FE64.

c. Check whether VPU\_FIO\_CTRL\_ADDR[31] is 1.

d. Set VPU\_FIO\_DATA as PCORE\_QoS\_W\_CH.

e. Set VPU\_FIO\_CTRL\_ADDR register as 0x1FE6C.

f. Check whether VPU\_FIO\_CTRL\_ADDR[31] is 1.

**Note** | In general, API provide FIO access function. In this case, write to FIO address=0xFE64 and data=(PCORE\_QoS\_R\_CH & 0xF), then write to FIO address=0xFE6C and data=(PCORE\_QoS\_W\_CH & 0xF) respectively.

16. Write VPU\_BUSY\_STATUS register to 1.

17. Set COMMAND(0x100) register to 1 for INIT\_VPU command.

18. Finally set VPU\_REMAP\_CORE\_START to 1 to start VPU.

**Note** | A total code size of firmware could be varied according to VPU configuration and customization.

### 3.1.1. Version Check of VPU hardware and Firmware

Application can check the version information of VPU hardware and firmware by using GET\_FW\_VERSION command. The version number of firmware is presented by a 32 bit value.

- Revision[31:0] - F/W revision number

The dedicated command is used for this version check, and also this is supported by calling VPU\_GetVersionInfo() function after initialization.

### 3.1.2. Data Buffer Management

VPU requires a certain amount of SDRAM space for decoding or encoding operation. This dedicated memory space for VPU includes a code buffer, a working buffer, and a temp buffer.

- A code buffer is a memory region where firmware binary is stored. Host processor should set the base address of code buffer so that VPU can start boot-up from the address. VPU has one code buffer regardless of number of instances opened.
- A working buffer is a memory region where the parameters and information of a sequence are saved. An instance has one working buffer.
- A task buffer is a memory region where the parameters for the commands and intermediate VLC stream for each frame are stored. Various factors affect to the size of task buffer such as picture size, bitrate, features used, and required performance.
- A temp buffer is a memory region that holds temporarily required information for performing actual encoding/decoding process such as intra prediction and deblocking filter. Picture size affects the size of temp buffer. Part of temp buffer might be connected to on-chip SRAM through secondary AXI bus to help reducing external bandwidth. VPU has its own temp buffer that can be shared by all the instances opened. However, in multi-VPU environment there are temp buffers as many as the number of cores.

Each buffer size might vary according to codec standard and picture size of stream that an instance uses. Thus, the minimum required sizes of the buffers except code buffer are returned by INIT\_SEQ command respectively. The size of code buffer is larger than the sum of the size of firmware binary and stack for supervisor, because it also has uninitialized global variables(BSS sections) and additional area for stacks of codec space. One more thing to note is the size of code buffer should be fit to  $2^N$  (for example, 256KB, 512KB, or 1MB) for remapping.

Basically, all the buffers should be aligned with bus width(128-bit/16-byte), except for some buffers in 4K alignment.

#### Allocation of Buffers

Host processor can assign a code buffer and temp buffer simply by calling VPU\_Init() which automatically sets and manages individual buffers at once through VDI module.

A working buffer is assigned whenever an instance opens and it is as large as the size defined in VPU\_DecOpen() or VPU\_EncOpen(). Through the VPUAPI functions, the address of each buffer is set to the dedicated registers of Host Interface register.

Host processor can decide the number of task buffers for an instance when calling VPU\_DecOpen() or VPU\_EncOpen(). Allocation of the task buffer is done by calling VPU\_DecRegisterFrameBuffer() for decoder or VPU\_EncRegisterFrameBuffer() for encoder.



### 3.1.3. Bitstream Buffer Management

A bitstream buffer, known as compressed picture buffer(CPB), is a memory region that stores coded picture data which is known as bitstream. Host processor and VPU share the bitstream buffer.

There are two bitstream buffer modes, a linear buffer mode and a ring buffer mode. A linear buffer mode allocates bitstream buffer dynamically with start and end region of bitstream in byte unit. A ring buffer mode reserves a fixed size of memory region. In this mode, bitstream is filled and read from the buffer with a read pointer and a write pointer as known as circular buffer scheme.

Host processor should set BS\_START\_ADDR and BS\_SIZE register in alignment with 128-bit bus width, which is to inform VPU of the start address of bitstream buffer and its size. With setting the BS\_START\_ADDR and BS\_SIZE register dynamically for every ENC\_PIC command, bitstream buffer can run in linear buffer mode.

Host processor can set bitstream buffer parameters such as endianness, way of bitstream pumping or handling a bitstream shortage case on BS\_PARAM register. VPU does not allow change of bitstream buffer parameters in a same instance. In other words, different parameters might be set for another instance.

However, host processor can update EXPLICIT\_END flag of BS\_OPTION register anytime in the same instance. EXPLICIT\_END is an option that can force to decode a frame even if out of bitstream happens in the buffer while decoding.

#### 3.1.3.1. Allocation of Bitstream Buffer

In ring buffer mode, host processor should allocate bitstream buffer in advance. Bitstream buffer should be aligned to memory bus width. For example, if a host processor uses a 128-bit bus, bitstream should be aligned to a 128-bit boundary. Thus, host processor should set carefully BS\_START\_ADDR and BS\_SIZE register to meet this requirement.

Even though there are no particular restrictions on bitstream buffer size, we recommend to assign bitstream buffer at least larger than one coded picture data which is affected by bitrate.

#### 3.1.3.2. Pointers for Reading Bitstream Buffer (Encoder)

To access encoded bitstream, there are two pointers to bitstream buffer, a read pointer (BS\_RD\_PTR) and a write pointer (BS\_WR\_PTR). When it comes to controlling these pointers, host processor can basically manipulate both pointers before sending a command to VPU. However, host processor is not allowed to control pointers while encoding.

BS\_RD\_PTR indicates the start of stream, and BS\_WR\_PTR indicates the end of stream. Once picture encoding is completed, host processor can get bitstream from BS\_RD\_PTR to the encoded byte size (RET\_ENC\_PIC\_BYTE) or to BS\_WR\_PTR.

#### 3.1.3.3. Pointers for Bitstream Pumping Operation (Decoder)

There are two pointers - a read pointer(BS\_RD\_PTR) indicating where VPU is reading stream data from the buffer and a write pointer(BS\_WR\_PTR) indicating where the buffer is being filled up. This scheme is preferred in packet-based video communication and streaming applications such as broadcasting or video conference. In this kind of packet streaming based on a ring-buffer, a read pointer and write pointer are automatically wrapping around at the boundaries of the buffer.

When it comes to control of these pointers, host processor can basically manipulate both pointers before sending a command to VPU. However, host processor cannot change a read pointer while VPU is decoding and can manipulate a write pointer after feeding bitstream to bitstream buffer.



When applications are going to feed a new chunk of bitstream, they need to check if there is available space to write in bitstream buffer, which can be computed simply with a read pointer, a write pointer and a buffer size.

The API `VPU_DecGetBitStreamBuffer()` is a dedicated function for that, informing applications of location of read pointer and write pointer and available space in bitstream buffer. With the return value of this API function, applications can download a new chunk of bitstream whose size is smaller than available buffer space to bitstream buffer. There is another API, `VPU_DecUpdateBitStreamBuffer()` that allows applications to get informed the amount of bits transferred into bitstream buffer (`BS_WR_PTR`).

Host processor can use API functions to manipulate `BS_RD_PTR` and `BS_WR_PTR`.

- `VPU_DecSetRdPtr()` updates `BS_RD_PTR`
- `VPU_DecUpdateBitstreamBuffer()` updates `BS_WR_PTR`

### 3.1.3.4. Bitstream Handling Modes (Decoder)

When VPU starts decoding, VPU executes prescan to find if a complete NAL exists in bitstream buffer and loads 4KB chunk of bitstream from the buffer. If it turns out there is enough NALs to decode one frame, VPU does not load any more bitstream.

When VPU fails to decode from bitstream shortage, VPU behaves according to either of two bitstream handling modes, interrupt mode and PicEnd mode.

- In the interrupt mode, VPU does not do anything and waits until host processor fills bitstream in the buffer.
- In the PicEnd mode, VPU acts according to the given `BS_SHORTAGE_OPTION` flag of `BS_PARAM` register. It is either concealment or error report.

Host processor can select either Interrupt mode or PicEnd mode with the `EXPLICIT_END` flag of `BS_OPTION` register.

The bitstream handling mode should be set before issuing `DEC_PIC` command. Host processor cannot change from interrupt mode to PicEnd mode while an instance is running. However, to disable `EXPLICIT_END` flag after setting up that in interrupt mode, host processor should wait until VPU has completed ongoing `DEC_PIC` command.

One more thing that host processor needs to be careful is use of `BS_WR_PTR` in PicEnd mode. Host processor must not update `BS_WR_PTR` until one picture decoding is finished. `WR_PTR` should be static while decoding for safe operation.

#### 3.1.3.4.1. Interrupt Mode

Interrupt mode is a basic mode for handling bitstream in VPU. If remaining bitstream data in the bitstream buffer is less than 512 bytes, VPU sends an interrupt to host processor to ask for more bitstream. In this case, the interrupt reason is set as bitstream buffer empty that is 14th bit in `BIT_INT_REASON`. After receiving the interrupt, host processor should fill bitstream to the bitstream buffer with new coded picture data or set `EXPLICIT_END` flag. Meanwhile, VPU waits for more bitstream to be fed up or the `EXPLICIT_END` flag to be updated if there exist not enough bitstream to decode.

**Note** | We recommend that host processor should feed bitstream larger than 1024 bytes into the bitstream buffer when it is right after `SEQ_INIT` command for safe decoder operation.

#### NAL level pumping

In the interrupt mode, VPU tries to decode to the almost end of bitstream buffer (`WR_PTR`), but last three bytes or less in the bitstream buffer are intended not to be consumed during decoding. It is because they might be part

of start code for the next NAL, or they might not be filled into the offset in the CABAC; CABAC needs more than 4-byte chunk.

To overcome this problem, VPU has NAL level pumping mode. The size of a NAL unit can be determined in host parser by checking startcode of the next NAL unit, by checking STOP pattern, or by using size information in container header. In interrupt mode, VPU is hard to detect the end of NAL thus some of bytes cannot be decoded. In NAL level pumping, VPU assume the position of BS\_WR\_PTR is always the end of a NAL unit, thus, it can consume all the byte in the bitstream buffer if host processor can guarantee. User can enable this mode by setting NAL\_END and EXPLICIT\_END flags.

This mode is the simplest and efficient way of bitstream management, but it has some weak points as follows.

- If streaming coded picture data for a frame is much slower than consuming, it might lead unacceptable latency in instance switch (multi-instance use-case), because VPU switches a current instance with another only if the current instance finishes its decoding.

To handle these situations, host processor can do mode-switch into PicEnd mode, which continues decoding with mere small bitstream.

#### **3.1.3.4.2. PicEnd Mode**

In this mode, VPU decodes until the end of of bitstream that host processor fills in. After the decoding, VPU might encounter either of the following two cases:

- If it was end of bitstream for a picture and VPU finishes decoding a whole frame successfully, VPU returns the result of picture done as it normally does.
- If it was not enough to complete decoding a frame or sequence header, VPU assumes that this is bitstream shortage case, and it performs predefined operation by the BS\_SHORTAGE\_OPTION@BS\_OPTION

##### **Assume Error on bitstream shortage**

In this option, VPU assumes error in the end of stream and try to conceal error for the remaining pixels in the picture. After concealment, VPU return RET\_SUCCESS as 0x2 (Success with warning) and write the FAIL\_REASON. This mode is very useful in low-latency application and with small size of bitstream buffer.

##### **File-Play Emulation using PicEnd mode**

The PicEnd mode can emulate file play operation by designating where a certain file data begins and ends with BIT\_RD\_PTR and BIT\_WR\_PTR respectively. VPU can decode a stored coded picture data directly from BIT\_RD\_PTR to BIT\_WR\_PTR, without copying to bitstream buffer for decoding. To work this way, BIT\_RD\_PTR and BIT\_WR\_PTR should stay in bitstream buffer region. In other words, host processor should set bitstream buffer large enough to hold many files. Generally, host processor sets almost all of external memory as bitstream buffer for file-play emulation using PicEnd mode.

##### **Report Error on bitstream shortage without addition handling**

In this mode, VPU returns RET\_SUCCESS as 1 immediately without any additional operation. In this case, host processor can drop the frame or conceal in host side.

#### **3.1.3.5. Considering Multiple Instances**

With multi-instance feature, host processor needs to manage its own list of BS\_RD\_PTR and BS\_WR\_PTR as many as instances are created with RunIndexes in order to identify each instance. VCPU changes the pointers based on the instance and sets the RD\_PTR (in decoder case) and WR\_PTR (in encoder case) using the current RunIndex, also known as instanceID. Host processor can get informed about how much bitstream data has been

read in decoder and written in encoder for a specific instance by using QUERY\_RD\_PTR/QUERY\_WR\_PTR command and UPDATE\_BS command.

### 3.1.4. Interrupt Signaling Management

In order to achieve maximum efficiency in VPU control, VPU basically provides interrupt signaling for completion of a requested operation as well as stream buffer empty/full. But for some commands returning quickly, interrupt signaling is not provided because interrupt signaling is not helpful in that case.

Currently, C&M provides interrupt signaling for the following commands:

- VPU\_INIT: VPU processor initialization has been completed after setting VPU\_REMAP\_CORE\_START by 1.
- WAKEUP\_VPU: WAKEUP\_VPU command has been completed.
- SLEEP\_VPU: SLEEP\_VPU command has been completed.
- CREATE\_INST: Instance creation has been completed
- FLUSH\_INST: Forcing decoder to flush bitstream buffer and frame buffers has been completed.
- DESTROY\_INST: VPU sequence termination has been completed.
- SET\_FB: Registration of frame buffer has been completed.
- INIT\_SEQ(for decoder)/SET\_PARAM(for encoder): Sequence initialization/ has been completed.
- DEC\_PIC/ENC\_PIC: VPU picture processing has been completed.
- QUERY: Retrieving command result or hardware status has been completed.
- UPDATE\_BS: Updating bitstream buffer has been completed.

Each interrupt could be easily enabled or disabled by writing 0 or 1 to the corresponding bit field of Interrupt Enable Register. And when an interrupt is signaled, applications can check the source of interrupt by checking the value of Interrupt Reason Register.

All these kinds of interrupt signaling could be replaced by a polling scheme of reading VPU\_BUSY\_STATUS register in VPU, when interrupt signaling is not easily applicable.

## 3.2. Decoder Control

### 3.2.1. Overall Decoder Sequence

[\*Figure 3.1, “Decoder Control Flow with APIs”\*](#) gives a brief summary of decoder control flow that shows the relation between decoder control flow and API function. And it also represents short description of each stage.




Figure 3.1. Decoder Control Flow with APIs

### 3.2.2. Creating a Decoder Instance

After initialization of VPU, the first step to run decoder operation is the creation of a decoder instance and acquisition of the handle. With the acquired handle, VPU can identify which instance is now running in multiple instance environment. It could be easily done by using a single API function called `VPU_DecOpen()`.

When creating a new decoder instance, host application should specify the internal features of the decoder instance through `DecOpenParam` structure. This structure includes the following information about the new decoder instance:

- Bitstream buffer address & size

Physical address of bitstream buffer start address and its size

- Codec standard

Video decoder standard such as H.265/HEVC

### 3.2.3. Configuring VPU for Decoder Instance

#### 3.2.3.1. Feeding Bitstream into Bitstream Buffer

In case of decoder, sequence initialization `INIT_SEQ` performs parsing of high level header syntaxes such as SPS/PPS in H.265/HEVC to get sequence information. So host application needs to fill the bitstream buffer with enough bitstream ahead of `INIT_SEQ`.

In some application, they cannot guarantee that these kinds of header syntaxes are always found at the beginning of bitstream. In this case, host application should keep on feeding input data stream to bitstream buffer until VPU successfully gets all the required information from input data stream.

In ring-buffer mode, host application should know available space to feed input bitstream in the bitstream buffer. It could be easily determined by using a read pointer, a write pointer, and a bitstream buffer size. Getting available space in the bitstream buffer, host application can directly download input stream to the bitstream buffer. After finishing the stream download, host application should inform the amount of downloaded stream by updating the write pointer.

The VPU API provides an updated API function to get a read pointer, a write pointer and available space by one function call, `VPU_DecGetBitstreamBuffer()`. And updating a write pointer could also be done easily by using an API function, `VPU_DecUpdateBitstreamBuffer()`.

**Note** | For better understanding of this operation, you can refer to `WriteBsBufHelper()` function in `src/vpuhelper.c` file.

#### 3.2.3.2. Sequence Initialization

After creating a new instance and feeding input bitstream to the bitstream buffer, host application can give `INIT_SEQ` command to VPU in order to get sequence information from bitstream. After parsing header syntaxes, VPU returns crucial information for decoder configuration including:

- Picture size

Picture width and height

- Picture cropping rectangle information (also known as conformance window)

Information about H.265/HEVC decoder picture cropping rectangle which presents the offset of top-left point and bottom-right point from the origin of frame buffer.

- Frame rate

Decoder frame rate

- Minimum number of Frame Buffers

The number of frame buffers to be required for VPU to save reconstructed frames

- Frame buffer delay for display reordering

The number of frame delays for supporting display reordering in H.265/HEVC decoder

- Scaler

For downscaling frames, scaler parameters should be given before setting framebuffer information. The size of width and height to be down-scaled need to be a multiple of 8, and up to 1/8 of original size is allowed. Host application can give DEC\_SET\_SCALER\_INFO command of VPU\_DecGiveCommand() along with Scaler-Info structure pointer indicating the size information for scaler operation.

After a frame has been decoded, calling VPU\_DecGetOutputInfo() returns the scaled-down picture size and framebuffer information through dispPicWidth, dispPicHeight and dispFrame field of DecGetOutputInfo structure.

### **Display Reordering**

Frame buffer delay is an H.265/HEVC-specific parameter for supporting display reordering. If host application decides to support display reordering and reordering requires 5 additional frame buffers, for example, then the first display output comes out from decoder after decoding 6-th frame. Theoretically, maximum 16-frame delay would happen in display reordering.

### **API Funtion for Sequence Init**

VPU provides API functions VPU\_DecIssueSeqInit() and VPU\_DecCompleteSeqInit() to handle INIT\_SEQ operation at an API level. Completion of this function is signaled by a dedicated interrupt to host processor. Or host processor can check by polling BusyFlag.

### **Error Handling**

An important issue concerning INIT\_SEQ operation is error-handling. It is because any error in high layer header syntaxes might cause severe problem in decode operation. Generally, lots of marker bits are added into these header syntaxes in order to help error detection.

In case that header syntaxes included in the stream have crucial errors or header syntaxes are not received for a long time, VPU might be stuck on this task and no other instances run on VPU at all. So VPU API provides a special function which could be used in this problematic situation only, called VPU\_DecSetSeqInitEsc().

When this function is called and stream buffer is empty, VPU automatically terminates INIT\_SEQ operation. Then host application could decide whether to close this instance or to retry INIT\_SEQ after running a different decoder instance. After escaping from this situation, it is highly recommended to reset the internal ESCAPE flag by calling VPU\_DecSetSeqInitEsc() function again.

- Thumbnail mode

Host application can set thumbnail mode for INIT\_SEQ operation. In thumbnail mode, VPU can decode only I-RAP pictures with a minimum number of DPB.

### **3.2.3.3. Registering Frame Buffers**

This configuring process is finished by registering frame buffers to VPU for picture decode operation. In this final stage of configuration, the minimum number of frame buffer, which is one of the returned parameter from

`VPU_DecCompleteSeqInit()`, has a very important meaning. This parameter means that host application should reserve at least the same number of frame buffers to VPU for proper decoding operation.

The size of the frame buffers can be calculated from picture width and height. When both picture width and picture height are multiple of 16, picture size (width x picture) is same as the frame buffer size. Also host application can apply ceiling operation to picture width and picture height to get the smallest number in multiples of 16.

The addresses of the frame buffers might not be continuous, and the address of color planes of a frame also might be discontinuous.

## 3.2.4. Running Picture Decode on VPU

### 3.2.4.1. Initiating Picture Decode

When activating picture decoding operation, host application should provide the following information to VPU:

- Trick Mode
  - HEVC/AVC decoder
    - Non I-RAP skip
    - Thumbnail mode: It has the same effect on VPU as Non I-RAP skip, except that VPU does not handle reference frames in the thumbnail mode. It works only when INIT\_SEQ with enabling thumbnail mode is executed.
    - Non Reference skip

- Frame Skip Mode

Enable or disable skipping bitstream for the next frame decoding.

- Secondary AXI

VPU provides an option for use of secondary AXI to save bandwidth. The secondary AXI allows VPU to save temporal data on internal SRAM instead of external SDRAM. There are three hardware blocks which can be connected to SRAM through secondary AXI: VCE\_LF\_ROW\_USE, VCE\_LF\_COL\_USE, and VCE\_IP\_USE.

Host processor can decide which block should be enabled for secondary AXI in consideration of system resources and set the base address of each memory area. This process is done by calling `VPU_DecGiveCommand()`. If host processor skips this process, secondary AXI is disabled.

**Note** | Refer to the Optional SRAM Bandwidth saving excel file for detailed SRAM size that each option requires.

After providing all the picture parameters to VPU, host application can start picture decode operation by sending DEC\_PIC command.

The VPU API provides an API for handling all these complex operations, `VPU_DecStartOneFrame()` which just initiates picture decode operation and returns the decode result. Host processor can check completion of picture decode operation as described in [Section 3.2.4.3, “Completion of Picture Decoding”](#).

### 3.2.4.2. Decoder Stream Handling

For use of ring-buffer mode, VPU provides an API function to get a stream read pointer, a write pointer and available space by one function call, `VPU_DecGetBitstreamBuffer()`. Host application can get exact information about available space on bitstream buffer by using this API and transfer a certain amount of stream data to the bitstream buffer which should be less than or equal to the available size.

When transferring the stream data, host application should take care of end of bitstream buffer in order to avoid unexpected data corruption. While transferring stream data to bitstream buffer, a write pointer might become equal



to the end address of bitstream buffer. Host application should wrap the write pointer around to the beginning of the bitstream buffer and go on downloading in order to avoid data corruption.

And updating a write pointer could also be done easily by using the API function, `VPU_DecUpdateBitstreamBuffer()`. Wrapping around and moving the write pointer are done internally in this API function by providing just the downloaded stream size. Before updating the write pointer, host application must finish transferring stream data to bitstream buffer. If not, a certain mismatch in access time might cause problems in decoder operation.

### 3.2.4.3. Completion of Picture Decoding

Picture decoder operation takes a certain amount of time. Host application could go on other tasks while waiting for the completion of picture decoding operation such as display processing of the previously decoded output.

Host application can use two different types of schemes for detecting the completion of picture decoding operation: polling a status register or receiving an interrupt signal. If host application uses a polling scheme, it just needs to check the `VPU_BUSY_STATUS` register. Using the API function `VPI_IsBusy()` gives the same result.

Interrupt signaling could be the most efficient way to check the completion of a given command. An interrupt signal for `DEC_PIC` command is mapped on bit [3] of Interrupt Enable Register. So host application could easily know the completion of picture decoder operation with this dedicated interrupt signal from VPU.

### 3.2.4.4. Querying Decode Result

Whenever a picture decoding is completed, host application can get the decoded output such as display frame index, decoded frame index, decoded frame picture type, number of error concealed CTU/MB, etc. The API provides `VPU_DecGetOutputInfo()` function to get the output information of picture decode operation.

- **Reading display output from VPU**

The display frame index `indexFrameDisplay` represents a frame buffer index which is ready to be displayed. It can be different from a decoded picture index `indexFrameDecoded` for such as display reordering in H.265/HEVC.

In the sequence initialization, there might be no display output from VPU even after several frames are actually decoded because of the display order. In H.265/HEVC reorder case, the first display output can come out after the 17th frame is decoded in worst case. Also, there might be no proper display buffer index due to frame skip option enabled. In both cases, VPU returns a negative frame buffer index. It could be -3 or -2 depending on frame skip option.

`indexFrameDisplay` might indicate -1 when it is the end of sequence. When host application receives `indexFrameDisplay` of -1, it can terminate the current decoder instance.

With the `indexFrameDisplay`, host application can easily figure out the status of display output as follows:

- Non-negative value of `indexFrameDisplay`

The output index value indicates the frame buffer index of display output.

- `indexFrameDisplay` = -1

It means there is no more display output when stream end is signaled to VPU. It indicates the end of sequence.

- `indexFrameDisplay` = -2 or -3

It means there is no display output temporarily due to picture reordering or skip option.


- **Reading decoded output from VPU**



VPU returns the decoded frame buffer index `indexFrameDecoded`. This index is used to represent the index of frame buffer where decoded picture is stored. In general, host application does not need to care about this index, because `indexFrameDisplay` would be enough to handle the output of VPU decoder.

In addition, there are two more frame buffer index `indexFrameDecodedForTiled` and `indexFrameDisplayForTiled`. They indicate the index of frame buffer where reconstructed frame is store in compressed format by FBC(Frame Buffer Compression). When `DecOpenParam::wtlEnable` is false, `indexFrameDecodedForTiled` and `indexFrameDecoded` have the same index, and `indexFrameDisplayForTiled` and `indexFrameDisplay` have the same index. However, when `DecOpenParam::wtlEnable` is true, `indexFrameDecodedForTiled` and `indexFrameDecoded` can have the different index and `indexFrameDisplayForTiled` and `indexFrameDisplay` have the different index.

[\*Figure 3.2, “Mapping of Linear framebuffer and Compressed framebuffer when WTL enabled”\*](#) shows an example of the way how Linear framebuffer and compressed framebuffer are mapped when `DecOpenParam::wtlEnable` is true.



**Figure 3.2. Mapping of Linear framebuffer and Compressed framebuffer when WTL enabled**



Host application might need to flush out decoded frames for display. During the flushing operation, actual decoding operations is not performed. Under this situation, `indexFrameDecoded` is equal to -2 (0xFFFE) in order to represent that there is no more stream to decode at the moment. This negative decoded index is also be used when picture decoding is skipped because of skip option or picture header error.


When there is not enough frame buffer for decoded picture, this value is equal to -1 (0xFFFF). In this situation, host application needs to call `VPU_DecStartOneFrame()` again after clearing display flag with `VPU_DecClrDispFlag()`.

The following describes the relation between `indexFrameDisplay` and `indexFrameDecoded`.

**Table 3.1. Decoding Result with indexFrameDecoded and indexFrameDisplay**

indexFrameDecoded	indexFrameDisplay	Result Description
Any value	-2 or -3	The picture has been decoded successfully, but cannot be displayed yet due to display ordering (delay). This is normal at the beginning of stream decode.
Any value	Any value	The picture has been successfully decoded.
-2	Any value	It can be one of the following cases: <ul style="list-style-type: none"> <li>the decoded picture is the last picture, but display is not available at the moment, because there are other frames to be displayed.</li> <li>when frame skip command is issued for the current picture.</li> <li>when error is found during picture header decoding.</li> </ul>
Any value	-1	It is end of the sequence, which means there is no more frame to decode or display.
-1	Any value	It is when there is no frame buffer available at the moment, so the currently decoded frame cannot be written.

**Figure 3.3. indexFrameDisplay of -3****Figure 3.4. indexFrameDecoded of -1 without clearing Display Flag**



**Figure 3.5. Clearing Display Flag**

If there is no more stream to feed to bitstream buffer, host application should set `STREAM_END` flag in `CMD_BS_OPTIONS` register in order to let VPU know there is no more stream.

When empty buffer occurs, VPU asserts an interrupt signal in order to request host processor to feed more stream in bitstream buffer. However, if there is no more stream to feed, it might be a dead-lock case. Host application should set `STREAM_END` flag to avoid this bad situation. When VPU encounters the empty buffer and `STREAM_END` flag is set to 1, VPU returns the -2 to `indexFrameDecoded`.

### 3.2.4.5. Management of Displayed Buffers

VPU has some flag indicating whether frame buffer is displayed or not. The flag is set after VPU returns a display frame index automatically and VPU never uses the buffer which display flag is set. Before starting the decoding process, VPU checks if there is available frame buffer and returns -1 of `indexFrameDecoded` immediately if there is no frame buffer to be written for the decoded image.

Host application can clear the flag after completion of displaying frame buffers by calling the `VPU_DecClrDispFlag()` function only when VPU is in idle state (after picture decoding has been done).

`VPU_DecClrDispFlag()` must use the value of `indexFrameDisplay`. If `DecOpenParam::wtlEnable` is true and `VPU_DecClrDispFlag()` uses the value of `indexFrameDisplayForTiled`, host processor might get a wrong decode result.

### 3.2.5. Terminating a Decoder Instance

- **Handling stream end and the last picture in bitstream buffer**

If host application meets the end of stream and sends all stream data into the bitstream buffer, it has to set `STREAM_END` flag in `BS_OPTION` register. This flag prevents VPU from being stalled due to stream buffer emptiness. Instead, host application can give 0 to the second argument of `VPU_DecUpdateBitstreamBuffer()` to inform VPU of stream end.

After sending out the last byte of stream to the bitstream buffer, host application just needs to set `STREAM_END` flag and keep calling the `VPU_DecStartOneFrame()` function. When the last output picture comes out, the decoded picture index `indexFrameDecoded` turns -1. When host application receives this index, they can easily detect the end of sequence processing.

Even though `indexFrameDecoded` is -1, there might be frames which are not displayed yet due to reordering. Host application needs to find `indexFrameDisplay` even after actual decoding operation is done. Host application still needs to call the `VPU_DecStartOneFrame()` function until the delayed output frames are completely flushed out. If there is no more output, VPU returns `indexFrameDisplay` of -1.

- **Closing current instance**

To terminate a decoder instance, host application should release the handle of instance and let VPU know that this instance is terminated. Host application can give the DESTROY\_INST command to VPU. Instance termination can be done simply by calling the `VPU_DecClose()` function.

## 3.3. Other VPU Controls

### 3.3.1. Multiple Instances

In the multi-channel codec application, an instance is a handler to identify each task running a specific decoder or encoder. It seems that several tasks are running at the same time, but in fact VPU allows these multiple tasks to take turns running in a time-sharing manner.

When host processor controls VPU by using VPU API layer, the VPU API layer can handle the control of instance transition. Host processor does not need to take care of anything regarding multiple instances.

However, in case that host processor controls VPU directly by using host interface registers, some global registers should be managed by host processor when instances are switched. Before host processor gives a new command, host processor needs to back up the content of host interface registers for previously executed instance and restore the content of host interface registers for an instance to resume.

#### 3.3.1.1. Example of Running Instances

[\*Figure 3.6, “Example Flow of Operating Two Instances”\*](#) shows when two instances are running how VPU serves them from one to another.




Figure 3.6. Example Flow of Operating Two Instances

As an example, VPU basically can work with instances as the following sequence. Here let us say that instance 0 is HevcDec and instance 1 is HevcEnc.

1. In Instance 0, VPU\_Init() downloads firmware from host processor to the internal program memory of VPU.
2. When VPU\_Init() is issued, it is not executed for Instance 1, because VPU has already been initiated in Instance 0.
3. VPU\_DecOpen() allocates a work buffer for Instance 0. The information of Instance 0 is saved in work buffer.
4. In the same manner with instance 0, VPU\_EncOpen() allocates a work buffer for Instance 1.
5. Sequence Init is performed for Instance 0, which returns the information of image size and DPB number.
6. Sequence Init is performed for Instance 1, which returns the information of image size and DPB number.
7. VPU\_DecRegisterFrameBuffer() registers frame buffers for Instance 0 with information of the frame buffer and mvCol buffer that host processor allocates.
8. VPU\_EncRegisterFrameBuffer() registers frame buffers for Instance 1 with information of the frame buffer and mvCol buffer that host processor allocates.
9. Decoding a frame starts for Instance 0.
10. Encoding a frame starts for Instance 1.

The arrow pointing downwards in the left of [Figure 3.6, “Example Flow of Operating Two Instances”](#) represents a busy state of VPU. Two instances seem to take place in the same time. However, VPU, in fact, works for a single instance at the moment on a command basis such as SEQ\_INIT or PIC\_RUN. So host application should make sure that they cannot call a VPU function in a VPU busy state. They can call another when previous function call is completed.

**Note** | Chips&Media's reference software defines maximum four instances in vpuconfig.h. The size of memory needed for each instance is described in [Section 3.3.1.2, “Memory size for One Instance”](#).

### 3.3.1.2. Memory size for One Instance

Please refer to the *Buffer Size* chapter in the Datasheet.

### 3.3.2. Sequence Change

Host processor should set CMD\_SEQ\_CHANGE\_ENABLE\_FLAG to get informed about sequence change from VPU. If any of the following SPS information changes, VPU reports the sequence change to host processor through RET\_SEQ\_CHANGE\_RESULT register.

- General profile idc
- pic\_width\_in\_luma\_sample
- pic\_height\_in\_luma\_sample
- sps\_max\_dec\_pic\_buffering\_minus1
- sps\_max\_reorder\_pics
- sps\_max\_latency\_increase\_plus1

**Note** | In the VPUAPI, DecOutputInfo::sequenceChanged saves these information. For more details, please refer to the *API Reference manual*.

Host application using VPUAPI should follow the steps of [Figure 3.7, “Flow Diagram of Sequence Change”](#) when they detect DecOutputInfo::sequenceChanged has a non-zero value after VPU\_DecGetOutputInfo() is called.




Figure 3.7. Flow Diagram of Sequence Change



# Appendix A

## FRAME RATE INFORMATION

This chapter presents frame rate denominators and numerators, which is codec-specific information to derive frame rate as the following.

```
frame_rate = FrameRateNr/FrameRateDr;
```

### A.1. HEVC and AVC

#### A.1.1. Frame Rate Denominator

```
if (vui_parameters_present_flag & timing_info_present_flag)
    FrameRateDr = num_units_in_tick*2;
else
    FrameRateDr = -1;
```

#### A.1.2. Frame Rate Numerator

```
if (vui_parameters_present_flag & timing_info_present_flag)
    FrameRateNr = time_scale;
else
    FrameRateNr = -1;
```

# Appendix B

## ERROR DEFINITION

### B.1. System Error

The following indicates system errors that might occur while execution of command. VPU reports the system error information on RET\_FAIL\_REASON (BASE+0x10C) register when host processor sends QUERY(GET\_VPU\_INFO) command to VPU.

**Table B.1. Description of RET\_FAIL\_REASON**

Definition	Value	Related Commands	Meaning and Recipe
ERR_QUEUEING_FAIL	0x0000_0001	SEQ_INIT, DEC/ ENC_PIC	Command Queue Full  Recipe: Retry later
ERR_DECODER_FUSE	0x0000_0002	Reserved	Reserved. Unsupported or Fused Codec Standard are asserted  Recipe: Get rid of the instance and set the valid codec standard which support by VPU for the customer
ERR_INST_ACCESS_VIOLATION	0x0000_0004	All	Instruction access to supervisor area without privilege  Recipe: <ul style="list-style-type: none"> <li>Unrecoverable failure. Restart VPU.</li> <li>In many cases it comes from pointer problem. Check the address and alignment of buffers.</li> </ul>
ERR_PRIVILEGE_VIOLATION	0x0000_0008	All	Access to System Coprocessor in user mode  Recipe: <ul style="list-style-type: none"> <li>Unrecoverable failure. Restart VPU.</li> <li>In many cases it comes from pointer problem. Check the address and alignment of buffers.</li> </ul>
ERR_DATA_ADDR_ALIGNMENT	0x0000_0010	All	The address for the data is unaligned.  Recipe: <ul style="list-style-type: none"> <li>Unrecoverable failure. Restart VPU.</li> <li>It comes from pointer problem. Check the address and alignment of buffers.</li> </ul>
ERR_DATA_ACCESS_VIOLATION	0x0000_0020	All	Instruction access to supervisor area without privilege  Recipe: <ul style="list-style-type: none"> <li>Unrecoverable failure. Restart VPU.</li> <li>In many cases it comes from pointer problem. Check the address and alignment of buffers.</li> </ul>
ERR_GDI_ACCESS_VIOLATION	0x0000_0040	All	VPU tries to write to unallocated area.  Recipe:

Definition	Value	Related Commands	Meaning and Recipe
			<ul style="list-style-type: none"> <li>Unrecoverable failure. Restart VPU.</li> <li>In many cases it comes from pointer problem. Check the address and alignment of buffers</li> <li>It is also caused by malfunctions in firmware control in a certain case. Please contact your customer account.</li> </ul>
ERR_INST_ADDR_ALIGNMENT	0x0000_0080	All	<p>The address for the instruction is unaligned.</p> <p>Recipe:</p> <ul style="list-style-type: none"> <li>Unrecoverable failure. Restart VPU.</li> <li>It comes from pointer problem. Check the address and alignment of buffers.</li> </ul>
ERR_UNKNOWN	0x0000_0100	All	<p>Unknown or unsupported instruction is fetched to processor.</p> <p>Recipe:</p> <ul style="list-style-type: none"> <li>Unrecoverable failure. Restart VPU</li> <li>In many cases it comes from pointer problem. Check the address and alignment of buffers.</li> </ul>
ERR_BUS_ERROR	0x0000_0200	All	<p>Reserved. Bus Error is signalled during memory access from the processor.</p> <p>Recipe:</p> <p>Unrecoverable failure. Restart VPU.</p> <p>NOTE: BUS ERROR is not reported in the current version of VPU</p>
ERR_DOUBLE_FAULT	0x0000_0400	All	<p>Reserved. Bus error is occurred while fetching the interrupt handler.</p> <p>Recipe:</p> <p>Unrecoverable failure. Restart VPU.</p> <p>NOTE: DOUBLE FAULT is not reported in the current version of VPU.</p>
ERR_RESULT_NOT_READY	0x0000_0800	QUERY	<p>Report Queue is empty.</p> <p>Recipe:</p> <p>The result for the command is not ready yet. Try again.</p>
ERR_FLUSH_FAIL	0x0000_1000	FLUSH_INST	<p>Request for flushing an instance is failed due to scheduler is busy.</p> <p>Recipe:</p> <p>The result for the command is not ready yet. Try again.</p>
ERR_UNKNOWN_CMD	0x0000_2000	All	Reserved
ERR_UNKNOWN_CODEC_STD	0x0000_4000	All	<p>Unsupported CODEC_STD in the command</p> <p>Recipe:</p> <p>Check CODEC_STD and restart the instance.</p>
ERR_UNKNOWN_QUERY_OPTION	0x0000_8000	QUERY	<p>Send QUERY command w/ unknown option</p> <p>Recipe:</p> <ul style="list-style-type: none"> <li>Retry query option with valid option or valid situation.</li> </ul>

Definition	Value	Related Commands	Meaning and Recipe
			<ul style="list-style-type: none"> <li>Please check the sequence of QUERYing</li> </ul>
ERR_VLC_BUF_OVERFLOW	0x0001_0000	DEC/ ENC_PIC	Internal VLC buffer full.  Recipe: <ul style="list-style-type: none"> <li>Task buffer is smaller than expected.</li> <li>Allocate bigger task buffer and restart the instance.</li> </ul>
ERR_TIMEOUT	0x0002_0000	DEC/ ENC_PIC	Some of hardware blocks in hang-up <ul style="list-style-type: none"> <li>HEVC - parser/vcore time out</li> <li>VP9 - vcore time out</li> </ul> Recipe: <ul style="list-style-type: none"> <li>Query the detailed reason by sending QUERY command with GET_DEBUG_INFO option.</li> <li>Refer to ERR_TIMEOUT_PRI_REASON for the details.</li> </ul>
ERR_INVALID_TASK_NUM	0x0004_0000		Exceed number of tasks  Recipe: Check the number of instance.
ERR_TIMEOUT_VCPU	0x0008_0000		Accelerators in VCPU in hang-up  Recipe: <ul style="list-style-type: none"> <li>Query the detailed reason by sending QUERY command with GET_DEBUG_INFO option.</li> <li>Refer to ERR_TIMEOUT_PRI_REASON for the details.</li> </ul>
ERR_FIRST_MB_ERROR	0x0010_0000		Reserved
ERR_FW_FATAL	0x0020_0000		Firmware is in the unescapable status due to certain reason.  Recipe: <ul style="list-style-type: none"> <li>Query the detailed reason by sending QUERY command with GET_DEBUG_INFO option.</li> <li>Refer to ERR_FW_FATAL for the details.</li> </ul>

## B.2. Decode Error and Warning

### Error information

DEC\_ERR\_INFO(0x1D8) register represents an error happened during DEC\_PIC command. Host processor can get the information by sending QUERY(GET\_RESULT) command. This register is valid only if VPU returns "FAIL" to RET\_QUERY\_DEC\_SUCCESS register.

- The information about critical errors are reported through RET\_QUERY\_DEC\_ERR\_INFO(0x1D8)
- If there are a number of critical errors, only the first error will be reported. In most cases, host should restart an instance or reinvoke the command with valid bitstream. If there is no "Recipe" part for the reason, please run the VPU with error-free bitstreams.

Please be NOTED the followings:

- If there is no WARNING nor ERROR, VPU reports "SUCCESS(0x1)" to RET\_QUERY\_DEC\_SUCCESS.

- If there is a non-critical error, VPU returns "SUCCESS\_WITH\_WARNING(0x2)" via RET\_QUERY\_DEC\_SUCCESS.

**WARN information**

DEC\_WARN\_INFO (0x1D4) register represents a warning happened during DEC\_PIC command. Host processor can get the information by sending QUERY(GET\_RESULT) command. This register is valid only if VPU returns "SUCCESS\_WITH\_WARNING(0x2)" to RET\_QUERY\_DEC\_SUCCESS.

- The "unrecoverable", "unconcealable" or "non-critical" error will be reported through RET\_QUERY\_DEC\_WARN\_INFO(0x1D4).
- If there is a number of warnings, all the warnings are ORed. The host processor can use this information to determine whether the decoded frame should be dropped or not.

Please be NOTED the followings:

- If there is no WARNING nor ERROR, VPU reports "SUCCESS (0x1)" to RET\_QUERY\_DEC\_SUCCESS.
- If there is a critical error, VPU returns "FAIL(0x0)" via RET\_QUERY\_DEC\_SUCCESS

## B.2.1. HEVC Error Information

- Decode Errors
  - SPS Syntax : There was an error in the SPS syntax.
  - PPS syntax : There was an error in the PPS syntax.
  - SLICE header syntax : There was an error in the SLICE header syntax.
  - Spec Over : Part of the syntax was out of product specifications.
  - No SPS nal : There was SPS nal in the bitstream buffer.
- Decode Warnings
  - SPS Syntax : There was an warning in the SPS syntax.
  - PPS syntax : There was an warning in the PPS syntax.
  - SLICE header syntax : There was an warning in the SLICE header syntax.
  - ETC : Other than the three above cases such as missing slice/PS(Parameter Set) to activate.
  - SPEC over : Part of the syntax was out of product specifications.

**Table B.2. HEVC decode error on RET\_QUERY\_DEC\_ERR\_INFO**

Error Type	Error	Bit value	Description
SPS syntax error	SPSERR_SEQ_PARAMETER_SET_ID	0x1000	seq_parameter_set_id golomb decode error
	SPSERR_CHROMA_FORMAT_IDC	0x1001	chroma_format_idc golomb decode error
	SPSERR_PIC_WIDTH_IN_LUMA_SAMPLES	0x1002	pic_width_in_luma_samples golomb decode error
	SPSERR_PIC_HEIGHT_IN_LUMA_SAMPLES	0x1003	pic_height_in_luma_samples golomb decode error
	SPSERR_CONF_WIN_LEFT_OFFSET	0x1004	conf_win_left_offset golomb decode error
	SPSERR_CONF_WIN_RIGHT_OFFSET	0x1005	conf_win_right_offset golomb decode error
	SPSERR_CONF_WIN_TOP_OFFSET	0x1006	conf_win_top_offset golomb decode error
	SPSERR_CONF_WIN_BOTTOM_OFFSET	0x1007	conf_win_top_offset golomb decode error
	SPSERR_BIT_DEPTH_LUMA_MINUS8	0x1008	bit_depth_luma_minus8 golomb decode error
	SPSERR_BIT_DEPTH_CHROMA_MINUS8	0x1009	bit_depth_chroma_minus8 golomb decode error
	SPSERR_LOG2_MAX_PIC_ORDER_CNT_LSB_MINUS4	0x100A	log2_max_pic_order_cnt_lsb_minus4 golomb decode error
	SPSERR_SPS_MAX_DEC_PIC_BUFFERING	0x100B	sps_max_dec_pic_buffering[i] golomb decode error
	SPSERR_SPS_MAX_NUM_REORDER_PICS	0x100C	sps_max_num_reorder_pics[i] golomb decode error
	SPSERR_SPS_MAX_LATENCY_INCREASE	0x100D	sps_sps_max_latency_increase[i] golomb decode error
	SPSERR_LOG2_MIN_LUMA_CODING_BLOCK_SIZE_MINUS3	0x100E	log2_min_luma_coding_block_size_minus3 golomb decode error
	SPSERR_LOG2_DIFF_MAX_MIN_LUMA_CODING_BLOCK_SIZE	0x100F	log2_diff_max_min_luma_coding_block_size golomb decode error
	SPSERR_LOG2_MIN_TRANSFORM_BLOCK_SIZE_MINUS2	0x1010	log2_min_transform_block_size_minus2 golomb decode error
	SPSERR_LOG2_DIFF_MAX_MIN_TRANSFORM_BLOCK_SIZE	0x1011	log2_diff_max_min_transform_block_size golomb decode error
	SPSERR_MAX_TRANSFORM_HIERARCHY_DEPTH_INTER	0x1012	max_transform_hierarchy_depth_inter golomb decode error
	SPSERR_MAX_TRANSFORM_HIERARCHY_DEPTH_INTRA	0x1013	max_transform_hierarchy_depth_intra golomb decode error
	SPSERR_SCALING_LIST	0x1014	Scaling list parsing error
	SPSERR_LOG2_DIFF_MIN_PCM_LUMA_CODING_BLOCK_SIZE_MINUS3	0x1015	log2_diff_min_pcm_luma_coding_block_size_minus3 golomb decode error
	SPSERR_LOG2_DIFF_MAX_MIN_PCM_LUMA_CODING_BLOCK_SIZE	0x1016	log2_diff_max_min_pcm_luma_coding_block_size golomb decode error
	SPSERR_NUM_SHORT_TERM_REF_PIC_SETS	0x1017	num_short_term_ref_pic_sets golomb decode error

Error Type	Error	Bit value	Description
	SPSERR_NUM_LONG_TERM_REF_PICS_SPS	0x1018	num_long_term_ref_pics_sps golomb decode error
	SPSERR_GBU_PARSING_ERROR	0x1019	Lack of stream forces decode error
	SPSERR_RANGE_EXTENSION_FLAG	0x101A	range_extension parsing error
	SPSERR_VUI_ERROR	0x101B	VUI parameter decode error
	SPSERR_ACTIVATE_SPS	0x101C	activate_sps decode error
PPS syn-tax error	PPSERR_PPS_PIC_PARAMETER_SET_ID	0x2000	PPS ID parsing error
	PPSERR_PPS_SEQ_PARAMETER_SET_ID	0x2001	SPS ID parsing error
	PPSERR_NUM_REF_IDX_L0_DEFAULT_ACTIVE_MINUS1	0x2002	num_ref_idx_l0_active_minus1 parsing error
	PPSERR_NUM_REF_IDX_L1_DEFAULT_ACTIVE_MINUS1	0x2003	num_ref_idx_l1_active_minus1 parsing error
	PPSERR_INIT_QP_MINUS26	0x2004	Initial qp minus26 parsing error
	PPSERR_DIFF_CU_QP_DELTA_DEPTH	0x2005	diff_cu_qp_delta_depth parsing error
	PPSERR_PPS_CB_QP_OFFSET	0x2006	cb_qp_offset parsing error
	PPSERR_PPS_CR_QP_OFFSET	0x2007	cr_qp_offset parsing error
	PPSERR_NUM_TILE_COLUMNS_MINUS1	0x2008	num_tile_columns_minus1 parsing error
	PPSERR_NUM_TILE_ROWS_MINUS1	0x2009	num_tile_rows_minus1 parsing error
	PPSERR_COLUMN_WIDTH_MINUS1	0x200A	column_width_minus1 parsing error
	PPSERR_ROW_HEIGHT_MINUS1	0x200B	row_height_minus1 parsing error
	PPSERR_PPS_BETA_OFFSET_DIV2	0x200C	pps_beta_offset_div2 parsing error
	PPSERR_PPS_TC_OFFSET_DIV2	0x200D	pps_tc_offset_div2 parsing error
	PPSERR_SCALING_LIST	0x200E	Scaling list parsing error
	PPSERR_LOG2_PARALLEL_MERGE_LEVEL_MINUS2	0x200F	log2_parallel_merge_level_minus2 parsing error
	PPSERR_NUM_TILE_COLUMNS_RANGE_OUT	0x2010	num_tile_columns range out error
	PPSERR_NUM_TILE_ROWS_RANGE_OUT	0x2011	num_tile_rows range out error
	PPSERR_MORE_RBSP_DATA_ERROR	0x2012	more_rbsp_data parsing error
	PPSERR_PPS_PIC_PARAMETER_SET_ID_RANGE_OUT	0x2013	PPS ID range out
	PPSERR_PPS_SEQ_PARAMETER_SET_ID_RANGE_OUT	0x2014	SPS ID range out
	PPSERR_NUM_REF_IDX_L0_DEFAULT_ACTIVE_MINUS1_RANGE_OUT	0x2015	num_ref_idx_l0_default_active_minus1 range out
	PPSERR_NUM_REF_IDX_L1_DEFAULT_ACTIVE_MINUS1_RANGE_OUT	0x2016	num_ref_idx_l1_default_active_minus1 range out
	PPSERR_PPS_CB_QP_OFFSET_RANGE_OUT	0x2017	cb_qp_offset range out
	PPSERR_PPS_CR_QP_OFFSET_RANGE_OUT	0x2018	cr_qp_offset range out
	PPSERR_COLUMN_WIDTH_MINUS1_RANGE_OUT	0x2019	column_width_minus1 range out
	PPSERR_ROW_HEIGHT_MINUS1_RANGE_OUT	0x2020	row_height_minus1 range out
	PPSERR_PPS_BETA_OFFSET_DIV2_RANGE_OUT	0x2021	pps_beta_offset_div2 range out error
	PPSERR_PPS_TC_OFFSET_DIV2_RANGE_OUT	0x2022	pps_tc_offset_div2 range out error
SLICE header syn-tax error	SHERR_SLICE_PIC_PARAMETER_SET_ID	0x3000	slice_pic_parameter_set_id decode error
	SHERR_ACTIVATE_PPS	0x3001	activate_pps decode error
	SHERR_ACTIVATE_SPS	0x3002	activate_sps decode error
	SHERR_SLICE_TYPE	0x3003	slice_type decode error
	SHERR_FIRST_SLICE_IS_DEPENDENT_SLICE	0x3004	first_slice must be independent slice

Error Type	Error	Bit value	Description
	SHERR_SHORT_TERM_REF_PIC_SET_SPS_FLAG	0x3005	short_term_ref_pic_set_sps_flag shall be equal to the first slice
	SHERR_SHORT_TERM_REF_PIC_SET	0x3006	short_term_ref_pic_set decode error
	SHERR_SHORT_TERM_REF_PIC_SET_IDX	0x3007	short_term_ref_pic_set_idx shall be equal to the first slice
	SHERR_NUM_LONG_TERM_SPS	0x3008	num_long_term_sps decode error
	SHERR_NUM_LONG_TERM_PICS	0x3009	num_long_term_pics decode error
	SHERR_LT_IDX_SPS_IS_OUT_OF_RANGE	0x300A	lt_idx_sps is out of range
	SHERR_DELTA_POC_MSB_CYCLE_LT	0x300B	delta_poc_msb_cycle_lt decode error
	SHERR_NUM_REF_IDX_L0_ACTIVE_MINUS1	0x300C	num_ref_idx_l0_active_minus1 decode error
	SHERR_NUM_REF_IDX_L1_ACTIVE_MINUS1	0x300D	num_ref_idx_l1_active_minus1 decode error
	SHERR_COLLOCATED_REF_IDX	0x300E	collocated_ref_idx decode error
	SHERR_PRED_WEIGHT_TABLE	0x300F	pred_weight_table decode error
	SHERR_FIVE_MINUS_MAX_NUM_MERGE_CAND	0x3010	five_minus_max_num_merge_cand decode error
	SHERR_SLICE_QP_DELTA	0x3011	slice_qp_delta decode error
	SHERR_SLICE_QP_DELTA_IS_OUT_OF_RANGE	0x3012	slice_qp_delta is out of range
	SHERR_SLICE_CB_QP_OFFSET	0x3013	slice_cb_qp_offset decode error
	SHERR_SLICE_CR_QP_OFFSET	0x3014	slice_cr_qp_offset decode error
	SHERR_SLICE_BETA_OFFSET_DIV2	0x3015	slice_beta_offset_div2 decode error
	SHERR_SLICE_TC_OFFSET_DIV2	0x3016	slice_tc_offset_div2 decode error
	SHERR_NUM_ENTRY_POINT_OFFSETS	0x3017	num_entry_point_offsets decode error
	SHERR_OFFSET_LEN_MINUS1	0x3018	offset_len_minus1 decode error
	SHERR_SLICE_SEGMENT_HEADER_EXTENSION_LENGTH	0x3019	slice_segment_header_extension_length decode error
SPEC over error	SPEC_OVER_PICTURE_WIDTH_SIZE	0x4000	pic_width_in_luma_samples or pic_height_in_luma_samples was out of spec.
	SPEC_OVER_PICTURE_HEIGHT_SIZE	0x4001	pic_width_in_luma_samples or pic_height_in_luma_samples was out of spec.
	SPEC_OVER_CHROMA_FORMAT	0x4002	chroma_format_idc was out of spec.
	SPEC_OVER_BIT_DEPTH	0x4003	bit_depth_luma_minus8 or bit_depth_chroma_minus was out of spec.
Etc error	ETC_INIT_SEQ_SPS_NOT_FOUND	0x5000	SPS was not found.
	ETC_DEC_PIC_VCL_NOT_FOUND	0x5001	VCL was not found.
	ETC_NO_VALID_SLICE_IN_AU	0x5002	The First VCL of the next AU was detected while parsing the slice header.

Table B.3. HEVC decode warning on RET\_QUERY\_DEC\_WARN\_INFO

Warning Type	Warning	Bit value	Description
SPS syntax warning	SPSWARN_MAX_SUB_LAYERS_MINUS1	0x1	sps_max_sub_layer_minus1 shall be 0 to 6.
	SPSWARN_GENERAL_RESERVED_ZERO_44BITS	0x2	general_reserved_zero_44bits shall be 0.
	SPSWARN_RESERVED_ZERO_2BITS	0x4	reserved_zero_2bits shall be 0.
	SPSWARN_SUB_LAYER_RESERVED_ZERO_44BITS	0x8	sub_layer_reserved_zero_44bits shall be 0.
	SPSWARN_GENERAL_LEVEL_IDC	0x10	general_level_idc shall have one of level of Table A.1.
	SPSWARN_SPS_MAX_DEC_PIC_BUFFERING_VALUE_OVER	0x20	sps_max_dec_pic_buffering[i] <= MaxDpbSize



Warning Type	Warning	Bit value	Description
	SPSWARN_RBSP_TRAILING_BITS	0x40	Trailing bits shall be 1000... pattern, 7.3.2.1.
	SPSWARN_ST_RPS_UE_ERROR	0x80	Error happened while parsing RPS (Reference Picture Set syntax) into ue (unsigned exponential golomb code).
PPS syntax warning	PPSWARN_RBSP_TRAILING_BITS	0x100	Trailing bits shall be 1000... pattern, 7.3.2.11.
	PPSWARN_REPLACED_WITH_PREV_PPS	0x200	
SLICE header syntax warning	SHWARN_FIRST_SLICE_SEGMENT_IN_PIC_FLAG	0x1000	first_slice_segment_in_pic_flag shall be 1 at first slice.
	SHWARN_NO_OUTPUT_OF_PRIOR_PICS_FLAG	0x2000	no_output_of_prior_pics_flag has different value at same AU.
	SHWARN_PIC_OUTPUT_FLAG	0x4000	pic_output_flag has a different value at the same AU.
	SHWARN_DUPLICATED_SLICE_SEGMENT	0x8000	an slice segment is duplicated and abandoned
ETC warning	ETC_INIT_SEQ_VCL_NOT_FOUND	0x10000	VCL not found
	ETC_MISSING_REFERENCE_PICTURE	0x20000	The reference picture was missing.
	ETC_WRONG_TEMPORAL_ID	0x40000	The picture has a wrong temporal ID.
	ETC_ERROR_PICTURE_IS_REFERENCED	0x80000	The picture was decoded with error reference picture.
SPEC over warning	SPEC_OVER_PROFILE	0x100000	general_profile_idc and general_profile_compatibility_flag are out of specification.
	SPEC_OVER_LEVEL	0x200000	general_level_idc is out of specification. The level is exceeded than the supported one in VPU. It can cause performance degradation or handup during decoding due to the size of buffer.
	SPSWARN_EXTENSION_FLAG	0x1000000	
	SPSWARN_REPLACED_WITH_PREV_SPS	0x2000000	

## B.2.2. AVC Error Information

**Table B.4. AVC decode error on RET\_QUERY\_DEC\_ERR\_INFO**

Error Type	Error	Bit value	Description
SPS syntax error	SPSERR_SEQ_PARAMETER_SET_ID	0x1000	seq_parameter_set_id golomb decode error
	SPSERR_CHROMA_FORMAT_IDC	0x1001	chroma_format_idc golomb decode error
	SPSERR_PIC_WIDTH_IN_LUMA_SAMPLES	0x1002	pic_width_in_luma_samples golomb decode error
	SPSERR_PIC_HEIGHT_IN_LUMA_SAMPLES	0x1003	pic_height_in_luma_samples golomb decode error
	SPSERR_CONF_WIN_LEFT_OFFSET	0x1004	conf_win_left_offset golomb decode error
	SPSERR_CONF_WIN_RIGHT_OFFSET	0x1005	conf_win_right_offset golomb decode error
	SPSERR_CONF_WIN_TOP_OFFSET	0x1006	conf_win_top_offset golomb decode error
	SPSERR_CONF_WIN_BOTTOM_OFFSET	0x1007	conf_win_bottom_offset golomb decode error
	SPSERR_BIT_DEPTH_LUMA_MINUS8	0x1008	bit_depth_luma_minus8 golomb decode error
	SPSERR_BIT_DEPTH_CHROMA_MINUS8	0x1009	bit_depth_chroma_minus8 golomb decode error
	SPSERR_SPS_MAX_DEC_PIC_BUFFERING	0x100B	sps_max_dec_pic_buffering[i] golomb decode error
	SPSERR_SPS_MAX_NUM_REORDER_PICS	0x100C	sps_max_num_reorder_pics[i] golomb decode error
	SPSERR_SCALING_LIST	0x1014	Scaling list parsing error
	SPSERR_GBU_PARSING_ERROR	0x1019	Lack of stream forces decode error
	SPSERR_VUI_ERROR	0x101B	VUI parameter decode error
	SPSERR_ACTIVATE_SPS	0x101C	activate_sps decode error
PPS syntax error	PPSERR_PPS_PIC_PARAMETER_SET_ID	0x2000	PPS ID parsing error
	PPSERR_PPS_SEQ_PARAMETER_SET_ID	0x2001	SPS ID parsing error
	PPSERR_NUM_REF_IDX_L0_DEFAULT_ACTIVE_MINUS1	0x2002	num_ref_idx_l0_active_minus1 parsing error
	PPSERR_NUM_REF_IDX_L1_DEFAULT_ACTIVE_MINUS1	0x2003	num_ref_idx_l1_active_minus1 parsing error
	PPSERR_INIT_QP_MINUS26	0x2004	Initial qp minus26 parsing error
	PPSERR_PPS_CB_QP_OFFSET	0x2006	cb_qp_offset parsing error
	PPSERR_PPS_CR_QP_OFFSET	0x2007	cr_qp_offset parsing error
	PPSERR_SCALING_LIST	0x200E	Scaling list parsing error
	PPSERR_MORE_RBSP_DATA_ERROR	0x2012	more_rbsp_data parsing error
	PPSERR_PPS_PIC_PARAMETER_SET_ID_RANGE_OUT	0x2013	PPS ID range out
	PPSERR_PPS_SEQ_PARAMETER_SET_ID_RANGE_OUT	0x2014	SPS ID range out
	PPSERR_NUM_REF_IDX_L0_DEFAULT_ACTIVE_MINUS1_RANGE_OUT	0x2015	num_ref_idx_l0_default_active_minus1 range out
	PPSERR_NUM_REF_IDX_L1_DEFAULT_ACTIVE_MINUS1_RANGE_OUT	0x2016	num_ref_idx_l1_default_active_minus1 range out
	PPSERR_PPS_CB_QP_OFFSET_RANGE_OUT	0x2017	cb_qp_offset range out
	PPSERR_PPS_CR_QP_OFFSET_RANGE_OUT	0x2018	cr_qp_offset range out
SLICE header syntax error	SHERR_SLICE_PIC_PARAMETER_SET_ID	0x3000	slice_pic_parameter_set_id decode error
	SHERR_ACTIVATE_PPS	0x3001	activate_pps decode error
	SHERR_ACTIVATE_SPS	0x3002	activate_sps decode error
	SHERR_SLICE_TYPE	0x3003	slice_type decode error
	SHERR_RPLM	0x3006	reference picture list modification decode error
	SHERR_LT_IDX_SPS_IS_OUT_OF_RANGE	0x300A	lt_idx_sps is out of range

Error Type	Error	Bit value	Description
	SHERR_NUM_REF_IDX_L0_ACTIVE_MINUS1	0x300C	num_ref_idx_l0_active_minus1 decode error
	SHERR_NUM_REF_IDX_L1_ACTIVE_MINUS1	0x300D	num_ref_idx_l1_active_minus1 decode error
	SHERR_PRED_WEIGHT_TABLE	0x300F	pred_weight_table decode error
	SHERR_SLICE_QP_DELTA	0x3011	slice_qp_delta decode error
	SHERR_SLICE_BETA_OFFSET_DIV2	0x3015	slice_beta_offset_div2 decode error
	SHERR_SLICE_ALPHA_OFFSET_DIV2	0x3016	slice_alpha_offset_div2 decode error
SPEC over error	SPEC_OVER_PICTURE_WIDTH_SIZE	0x4000	pic_width_in_luma_samples or pic_height_in_luma_samples was out of spec.
	SPEC_OVER_PICTURE_HEIGHT_SIZE	0x4001	pic_width_in_luma_samples or pic_height_in_luma_samples was out of spec.
	SPEC_OVER_CHROMA_FORMAT	0x4002	chroma_format_idc was out of spec.
	SPEC_OVER_BIT_DEPTH	0x4003	bit_depth_luma_minus8 or bit_depth_chroma_minus was out of spec.
Etc error	ETC_INIT_SEQ_SPS_NOT_FOUND	0x5000	SPS not found
	ETC_DEC_PIC_VCL_NOT_FOUND	0x5001	VCL not found
	ETC_NO_VALID_SLICE_IN_AU	0x5002	The First VCL of the next AU was detected while parsing the slice header.

Table B.5. AVC decode warning on RET\_QUERY\_DEC\_WARN\_INFO

Warning Type	Warning	Bit value	Description
SPS syntax warning	SPSWARN_RESERVED_ZERO_2BITS	0x4	reserved_zero_2bits shall be 0.
	SPSWARN_GENERAL_LEVEL_IDC	0x10	general_level_idc shall have one of level of Table A.1.
	SPSWARN_RBSP_TRAILING_BITS	0x40	Trailing bits shall be 1000... pattern, 7.3.2.1.
PPS syntax warning	PPSWARN_RBSP_TRAILING_BITS	0x100	Trailing bits shall be 1000... pattern, 7.3.2.11.
SLICE header syntax warning	SHWARN_NO_OUTPUT_OF_PRIOR_PICS_FLAG	0x2000	no_output_of_prior_pics_flag has different value at same AU.
ETC warning	ETC_INIT_SEQ_VCL_NOT_FOUND	0x10000	VCL not found
	ETC_MISSING_REFERENCE_PICTURE	0x20000	The reference picture was missing.
	ETC_ERROR_PICTURE_IS_REFERENCED	0x80000	The picture was decoded with error reference picture.
SPEC over warning	SPEC_OVER_PROFILE	0x100000	general_profile_idc and general_profile_compatibility_flag are out of specification.
	SPEC_OVER_LEVEL	0x200000	general_level_idc is out of specification.

# Appendix C

## POWER MANAGEMENT

For efficient power management, power-gating scheme is incorporated into the VPU(Video Processing Unit) design. This paper describes how to suspend and resume VPU in a seamless, safe way when it powers down or up by host processor's power management policy. It also covers shortly the VPU\_SleepWake function in VPUAPI and implementation with OS.

### C.1. Introduction

There are two terms regarding power saving techniques, power gating and clock gating that reader might get confused with. Power gating is that VPU is not completely provided with power, while clock gating only limits the clock from being given to certain modules of VPU.

When VPU is turned off, registers and internal memory in BPU pmem/dmem are removed. Then BIT processor stops working and gets into the state ready for restart. This is basically how VPU responds to power off.

The following chapters show a little details of how to control VPU safely at power down or up with some related codes.

### C.2. At Power Down

1. Enable the VPU clock.
2. If VPU is running, wait until decoding or encoding operation is completely finished.

```
while (ReadVpuRegister(W5_VPU_BUSY_STATUS))
```

3. Send SLEEP\_VPU command to let V-CPU flush the data of internal memory to external DRAM.

```
Wave5BitIssueCommand(core, W5_CMD_SLEEP_VPU);
```

4. Disable the VPU clock.
5. Power off the system.

### C.3. At Power Up

1. Power up the system.
2. Enable the VPU clock source.
3. Reset VPU for returning to stable status since the power-up.

```
WriteVpuRegister(W5_VPU_RESET_REQ, 0x7fffffff) /* Reset All blocks */
```

4. Initialize the V-CPU Processor by issuing the INIT\_VPU command so that VPU can be ready to get any command.

```
Wave5BitIssueCommand(core, W5_CMD_INIT_VPU);
```

5. Remap the code buffer.
6. Start the V-CPU Processor.

## C.4. VPU\_SleepWake() in VPUAPI

We offer VPU\_SleepWake() function in the VPUAPI. But when target OS platform is Windows or Linux, device driver does directly handle this sort of function so that the VPU\_SleepWake() function is not used. For implementation, host processor can refer to the linux driver code that we provide.

The VPU\_SleepWake() function in VPUAPI can be used for the non OS platform or other OS platform where our application layer is able to handle a suspend/resume callback function.

## C.5. Implementation with OS

On Linux or Windows OS platform, when VPU is suspended or resumed, power management module in kernel calls a callback function of device driver that has already been registered.

This is an example of implementation for power management in the Linux VPU device driver. It checks if VPU is running or not by polling the BIT\_BUSY\_FLAG register, instead of checking interrupt. Kernel scheduling API cannot be called in power management code.

### Example C.1. Power Management Example Code in Linux Device Driver

```
vpu_suspend
{
    int i;
    int core;
    unsigned long timeout = jiffies + HZ;          /* vpu wait timeout to 1sec */
    int product_code;

    DPRINTK("[VPUDRV] vpu_suspend\n");

    vpu_clk_enable(s_vpu_clk);

    if (s_vpu_open_ref_count > 0) {
        for (core = 0; core < MAX_NUM_VPU_CORE; core++) {
            if (s_bit_firmware_info[core].size == 0)
                continue;
            product_code = ReadVpuRegister(VPU_PRODUCT_CODE_REGISTER);
            if (PRODUCT_CODE_W_SERIES(product_code)) {

                while (ReadVpuRegister(W5_VPU_BUSY_STATUS)) {
                    if (time_after(jiffies, timeout)) {
                        DPRINTK("SLEEP_VPU BUSY timeout");
                        goto DONE_SUSPEND;
                    }
                }

                Wave5BitIssueCommand(core, W5_CMD_SLEEP_VPU);

                while (ReadVpuRegister(W5_VPU_BUSY_STATUS)) {
                    if (time_after(jiffies, timeout)) {
                        DPRINTK("SLEEP_VPU BUSY timeout");
                        goto DONE_SUSPEND;
                    }
                }
            }
            if (ReadVpuRegister(W5_RET_SUCCESS) == 0) {
                DPRINTK("SLEEP_VPU failed [0x%x]", ReadVpuRegister(W5_RET_FAIL_REASON));
                goto DONE_SUSPEND;
            }
        }
    }
    else if (PRODUCT_CODE_NOT_W_SERIES(product_code)) {
        while (ReadVpuRegister(BIT_BUSY_FLAG)) {
            if (time_after(jiffies, timeout))
                goto DONE_SUSPEND;
        }

        for (i = 0; i < 64; i++)
            s_vpu_reg_store[core][i] = ReadVpuRegister(BIT_BASE+(0x100+(i * 4)));
    }
    else {
        DPRINTK("[VPUDRV] Unknown product id : %08x\n", product_code);
    }
}
```

```

        goto DONE_SUSPEND;
    }
}

vpu_clk_disable(s_vpu_clk);
return 0;

DONE_SUSPEND:

vpu_clk_disable(s_vpu_clk);

return -EAGAIN;
}

static int vpu_resume(struct platform_device *pdev)
{
    int i;
    int core;
    u32 val;
    unsigned long timeout = jiffies + HZ;          /* vpu wait timeout to 1sec */
    int product_code;

    unsigned long    code_base;
    u32              code_size;
    u32              remap_size;
    int              regVal;
    u32              hwOption = 0;

    DPRINTK("[VPUDRV] vpu_resume\n");

    vpu_clk_enable(s_vpu_clk);

    for (core = 0; core < MAX_NUM_VPU_CORE; core++) {

        if (s_bit_firmware_info[core].size == 0) {
            continue;
        }

        product_code = ReadVpuRegister(VPU_PRODUCT_CODE_REGISTER);
        if (PRODUCT_CODE_W_SERIES(product_code)) {
            code_base = s_common_memory.phys_addr;
            /* ALIGN TO 4KB */
            code_size = (W5_MAX_CODE_BUF_SIZE&~0xfff);
            if (code_size < s_bit_firmware_info[core].size*2) {
                goto DONE_WAKEUP;
            }
        }

        regVal = 0;
        WriteVpuRegister(W5_PO_CONF, regVal);

        /* Reset All blocks */
        regVal = 0x7fffffff;
        WriteVpuRegister(W5_VPU_RESET_REQ, regVal); /*Reset All blocks*/

        /* Waiting reset done */
        while (ReadVpuRegister(W5_VPU_RESET_STATUS)) {
            if (time_after(jiffies, timeout))
                goto DONE_WAKEUP;
        }

        WriteVpuRegister(W5_VPU_RESET_REQ, 0);

        /* remap page size */
        remap_size = (code_size >> 12) & 0x1ff;
        regVal = 0x80000000 | (W5_REMAP_CODE_INDEX<<12) | (0 << 16) | (1<<11) | remap_size;
        WriteVpuRegister(W5_VPU_REMAP_CTRL, regVal);
        WriteVpuRegister(W5_VPU_REMAP_VADDR, 0x00000000); /* DO NOT CHANGE! */
        WriteVpuRegister(W5_VPU_REMAP_PADDR, code_base);
        WriteVpuRegister(W5_ADDR_CODE_BASE, code_base);
        WriteVpuRegister(W5_CODE_SIZE, code_size);
        WriteVpuRegister(W5_CODE_PARAM, 0);
        WriteVpuRegister(W5_INIT_VPU_TIME_OUT_CNT, timeout);

        WriteVpuRegister(W5_HW_OPTION, hwOption);
    }
}

```

```

/* Interrupt */
if (product_code == WAVE520_CODE) {
    regVal = (1<<W5_INT_ENC_SET_PARAM);
    regVal |= (1<<W5_INT_ENC_PIC);
}
else {
    // decoder
    regVal = (1<<W5_INT_INIT_SEQ);
    regVal |= (1<<W5_INT_DEC_PIC);
    regVal |= (1<<W5_INT_BSBUF_EMPTY);
}

WriteVpuRegister(W5_VPU_VINT_ENABLE, regVal);

Wave5BitIssueCommand(core, W5_CMD_INIT_VPU);
WriteVpuRegister(W5_VPU_REMAP_CORE_START, 1);

while (ReadVpuRegister(W5_VPU_BUSY_STATUS)) {
    if (time_after(jiffies, timeout))
        goto DONE_WAKEUP;
}

if (ReadVpuRegister(W5_RET_SUCCESS) == 0) {
    DPRINTK("WAKEUP_VPU failed [0x%x]", ReadVpuRegister(W5_RET_FAIL_REASON));
    goto DONE_WAKEUP;
}
}
else if (PRODUCT_CODE_NOT_W_SERIES(product_code)) {

    WriteVpuRegister(BIT_CODE_RUN, 0);

    /*---- LOAD BOOT CODE*/
    for (i = 0; i < 512; i++) {
        val = s_bit_firmware_info[core].bit_code[i];
        WriteVpuRegister(BIT_CODE_DOWN, ((i < 16) | val));
    }

    for (i = 0 ; i < 64 ; i++)
        WriteVpuRegister(BIT_BASE+(0x100+(i * 4)), s_vpu_reg_store[core][i]);

    WriteVpuRegister(BIT_BUSY_FLAG, 1);
    WriteVpuRegister(BIT_CODE_RESET, 1);
    WriteVpuRegister(BIT_CODE_RUN, 1);

    while (ReadVpuRegister(BIT_BUSY_FLAG)) {
        if (time_after(jiffies, timeout))
            goto DONE_WAKEUP;
    }
}
else {
    DPRINTK("[VPUDRV] Unknown product id : %08x\n", product_code);
    goto DONE_WAKEUP;
}
}

if (s_vpu_open_ref_count == 0)
    vpu_clk_disable(s_vpu_clk);

DONE_WAKEUP:

if (s_vpu_open_ref_count > 0)
    vpu_clk_enable(s_vpu_clk);

return 0;
}

```

## About Chips&Media

Chips&Media, Inc. is a leading video IP provider, headquartered in Seoul, South Korea. The company was established in 2003 by leading members with years of profound experiences in video standard technologies and semiconductor industry. Our extensive catalogue of IP solutions includes video postprocessing, video frame buffer compression as well as video codecs covering vast range of video standards from MPEG-2, MPEG-4, DivX, H.263, Sorenson, H.264, RV, VC-1, VP8, AVS, AVS+, HEVC(H.265) and VP9 for HD to UHD (4K/8K) resolution.

Chips&Media has been developing a line of reliable, high-quality IP solutions that allow our customers and partners to satisfy the growing consumer demand for high-performance multi-media digital devices. Especially as a leading multi-standard video codec solution provider, we have been providing our advanced ultra-low power multi-codec video IPs to top-tier semiconductor companies.

With a mission to become global top SoC IP provider, Chips&Media has introduced Image Signal Processing (ISP) IP and Deep learning-based object detection IP to the market and continues to widen our solution portfolio to cope with growing demand on image processing and related solutions. To find further information, please visit the company's web site at <http://www.chipsnmedia.com>