memory.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. /*
  2. * linux/include/asm-arm/arch-sa1100/memory.h
  3. *
  4. * Copyright (C) 1999-2000 Nicolas Pitre <nico@cam.org>
  5. */
  6. #ifndef __ASM_ARCH_MEMORY_H
  7. #define __ASM_ARCH_MEMORY_H
  8. #include <asm/sizes.h>
  9. /*
  10. * Physical DRAM offset is 0xc0000000 on the SA1100
  11. */
  12. #define PHYS_OFFSET UL(0xc0000000)
  13. #ifndef __ASSEMBLY__
  14. #ifdef CONFIG_SA1111
  15. void sa1111_adjust_zones(int node, unsigned long *size, unsigned long *holes);
  16. #define arch_adjust_zones(node, size, holes) \
  17. sa1111_adjust_zones(node, size, holes)
  18. #define ISA_DMA_THRESHOLD (PHYS_OFFSET + SZ_1M - 1)
  19. #endif
  20. #endif
  21. /*
  22. * Virtual view <-> DMA view memory address translations
  23. * virt_to_bus: Used to translate the virtual address to an
  24. * address suitable to be passed to set_dma_addr
  25. * bus_to_virt: Used to convert an address for DMA operations
  26. * to an address that the kernel can use.
  27. *
  28. * On the SA1100, bus addresses are equivalent to physical addresses.
  29. */
  30. #define __virt_to_bus(x) __virt_to_phys(x)
  31. #define __bus_to_virt(x) __phys_to_virt(x)
  32. /*
  33. * Because of the wide memory address space between physical RAM banks on the
  34. * SA1100, it's much convenient to use Linux's NUMA support to implement our
  35. * memory map representation. Assuming all memory nodes have equal access
  36. * characteristics, we then have generic discontiguous memory support.
  37. *
  38. * Of course, all this isn't mandatory for SA1100 implementations with only
  39. * one used memory bank. For those, simply undefine CONFIG_DISCONTIGMEM.
  40. *
  41. * The nodes are matched with the physical memory bank addresses which are
  42. * incidentally the same as virtual addresses.
  43. *
  44. * node 0: 0xc0000000 - 0xc7ffffff
  45. * node 1: 0xc8000000 - 0xcfffffff
  46. * node 2: 0xd0000000 - 0xd7ffffff
  47. * node 3: 0xd8000000 - 0xdfffffff
  48. */
  49. #define NODE_MEM_SIZE_BITS 27
  50. /*
  51. * Cache flushing area - SA1100 zero bank
  52. */
  53. #define FLUSH_BASE_PHYS 0xe0000000
  54. #define FLUSH_BASE 0xf5000000
  55. #define FLUSH_BASE_MINICACHE 0xf5100000
  56. #endif