assabet.h 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * linux/include/asm-arm/arch-sa1100/assabet.h
  3. *
  4. * Created 2000/06/05 by Nicolas Pitre <nico@cam.org>
  5. *
  6. * This file contains the hardware specific definitions for Assabet
  7. * Only include this file from SA1100-specific files.
  8. *
  9. * 2000/05/23 John Dorsey <john+@cs.cmu.edu>
  10. * Definitions for Neponset added.
  11. */
  12. #ifndef __ASM_ARCH_ASSABET_H
  13. #define __ASM_ARCH_ASSABET_H
  14. /* System Configuration Register flags */
  15. #define ASSABET_SCR_SDRAM_LOW (1<<2) /* SDRAM size (low bit) */
  16. #define ASSABET_SCR_SDRAM_HIGH (1<<3) /* SDRAM size (high bit) */
  17. #define ASSABET_SCR_FLASH_LOW (1<<4) /* Flash size (low bit) */
  18. #define ASSABET_SCR_FLASH_HIGH (1<<5) /* Flash size (high bit) */
  19. #define ASSABET_SCR_GFX (1<<8) /* Graphics Accelerator (0 = present) */
  20. #define ASSABET_SCR_SA1111 (1<<9) /* Neponset (0 = present) */
  21. #define ASSABET_SCR_INIT -1
  22. extern unsigned long SCR_value;
  23. #ifdef CONFIG_ASSABET_NEPONSET
  24. #define machine_has_neponset() ((SCR_value & ASSABET_SCR_SA1111) == 0)
  25. #else
  26. #define machine_has_neponset() (0)
  27. #endif
  28. /* Board Control Register */
  29. #define ASSABET_BCR_BASE 0xf1000000
  30. #define ASSABET_BCR (*(volatile unsigned int *)(ASSABET_BCR_BASE))
  31. #define ASSABET_BCR_CF_PWR (1<<0) /* Compact Flash Power (1 = 3.3v, 0 = off) */
  32. #define ASSABET_BCR_CF_RST (1<<1) /* Compact Flash Reset (1 = power up reset) */
  33. #define ASSABET_BCR_GFX_RST (1<<1) /* Graphics Accelerator Reset (0 = hold reset) */
  34. #define ASSABET_BCR_CODEC_RST (1<<2) /* 0 = Holds UCB1300, ADI7171, and UDA1341 in reset */
  35. #define ASSABET_BCR_IRDA_FSEL (1<<3) /* IRDA Frequency select (0 = SIR, 1 = MIR/ FIR) */
  36. #define ASSABET_BCR_IRDA_MD0 (1<<4) /* Range/Power select */
  37. #define ASSABET_BCR_IRDA_MD1 (1<<5) /* Range/Power select */
  38. #define ASSABET_BCR_STEREO_LB (1<<6) /* Stereo Loopback */
  39. #define ASSABET_BCR_CF_BUS_OFF (1<<7) /* Compact Flash bus (0 = on, 1 = off (float)) */
  40. #define ASSABET_BCR_AUDIO_ON (1<<8) /* Audio power on */
  41. #define ASSABET_BCR_LIGHT_ON (1<<9) /* Backlight */
  42. #define ASSABET_BCR_LCD_12RGB (1<<10) /* 0 = 16RGB, 1 = 12RGB */
  43. #define ASSABET_BCR_LCD_ON (1<<11) /* LCD power on */
  44. #define ASSABET_BCR_RS232EN (1<<12) /* RS232 transceiver enable */
  45. #define ASSABET_BCR_LED_RED (1<<13) /* D9 (0 = on, 1 = off) */
  46. #define ASSABET_BCR_LED_GREEN (1<<14) /* D8 (0 = on, 1 = off) */
  47. #define ASSABET_BCR_VIB_ON (1<<15) /* Vibration motor (quiet alert) */
  48. #define ASSABET_BCR_COM_DTR (1<<16) /* COMport Data Terminal Ready */
  49. #define ASSABET_BCR_COM_RTS (1<<17) /* COMport Request To Send */
  50. #define ASSABET_BCR_RAD_WU (1<<18) /* Radio wake up interrupt */
  51. #define ASSABET_BCR_SMB_EN (1<<19) /* System management bus enable */
  52. #define ASSABET_BCR_TV_IR_DEC (1<<20) /* TV IR Decode Enable (not implemented) */
  53. #define ASSABET_BCR_QMUTE (1<<21) /* Quick Mute */
  54. #define ASSABET_BCR_RAD_ON (1<<22) /* Radio Power On */
  55. #define ASSABET_BCR_SPK_OFF (1<<23) /* 1 = Speaker amplifier power off */
  56. #ifdef CONFIG_SA1100_ASSABET
  57. extern void ASSABET_BCR_frob(unsigned int mask, unsigned int set);
  58. #else
  59. #define ASSABET_BCR_frob(x,y) do { } while (0)
  60. #endif
  61. #define ASSABET_BCR_set(x) ASSABET_BCR_frob((x), (x))
  62. #define ASSABET_BCR_clear(x) ASSABET_BCR_frob((x), 0)
  63. #define ASSABET_BSR_BASE 0xf1000000
  64. #define ASSABET_BSR (*(volatile unsigned int*)(ASSABET_BSR_BASE))
  65. #define ASSABET_BSR_RS232_VALID (1 << 24)
  66. #define ASSABET_BSR_COM_DCD (1 << 25)
  67. #define ASSABET_BSR_COM_CTS (1 << 26)
  68. #define ASSABET_BSR_COM_DSR (1 << 27)
  69. #define ASSABET_BSR_RAD_CTS (1 << 28)
  70. #define ASSABET_BSR_RAD_DSR (1 << 29)
  71. #define ASSABET_BSR_RAD_DCD (1 << 30)
  72. #define ASSABET_BSR_RAD_RI (1 << 31)
  73. /* GPIOs for which the generic definition doesn't say much */
  74. #define ASSABET_GPIO_RADIO_IRQ GPIO_GPIO (14) /* Radio interrupt request */
  75. #define ASSABET_GPIO_PS_MODE_SYNC GPIO_GPIO (16) /* Power supply mode/sync */
  76. #define ASSABET_GPIO_STEREO_64FS_CLK GPIO_GPIO (19) /* SSP UDA1341 clock input */
  77. #define ASSABET_GPIO_CF_IRQ GPIO_GPIO (21) /* CF IRQ */
  78. #define ASSABET_GPIO_CF_CD GPIO_GPIO (22) /* CF CD */
  79. #define ASSABET_GPIO_CF_BVD2 GPIO_GPIO (24) /* CF BVD */
  80. #define ASSABET_GPIO_GFX_IRQ GPIO_GPIO (24) /* Graphics IRQ */
  81. #define ASSABET_GPIO_CF_BVD1 GPIO_GPIO (25) /* CF BVD */
  82. #define ASSABET_GPIO_BATT_LOW GPIO_GPIO (26) /* Low battery */
  83. #define ASSABET_GPIO_RCLK GPIO_GPIO (26) /* CCLK/2 */
  84. #define ASSABET_IRQ_GPIO_CF_IRQ IRQ_GPIO21
  85. #define ASSABET_IRQ_GPIO_CF_CD IRQ_GPIO22
  86. #define ASSABET_IRQ_GPIO_CF_BVD2 IRQ_GPIO24
  87. #define ASSABET_IRQ_GPIO_CF_BVD1 IRQ_GPIO25
  88. #endif