irqs.h 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207
  1. /*
  2. * linux/include/asm-arm/arch-ixp2000/irqs.h
  3. *
  4. * Original Author: Naeem Afzal <naeem.m.afzal@intel.com>
  5. * Maintainer: Deepak Saxena <dsaxena@plexity.net>
  6. *
  7. * Copyright (C) 2002 Intel Corp.
  8. * Copyright (C) 2003-2004 MontaVista Software, Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #ifndef _IRQS_H
  15. #define _IRQS_H
  16. /*
  17. * Do NOT add #ifdef MACHINE_FOO in here.
  18. * Simpy add your machine IRQs here and increase NR_IRQS if needed to
  19. * hold your machine's IRQ table.
  20. */
  21. /*
  22. * Some interrupt numbers go unused b/c the IRQ mask/ummask/status
  23. * register has those bit reserved. We just mark those interrupts
  24. * as invalid and this allows us to do mask/unmask with a single
  25. * shift operation instead of having to map the IRQ number to
  26. * a HW IRQ number.
  27. */
  28. #define IRQ_IXP2000_SOFT_INT 0 /* soft interrupt */
  29. #define IRQ_IXP2000_ERRSUM 1 /* OR of all bits in ErrorStatus reg*/
  30. #define IRQ_IXP2000_UART 2
  31. #define IRQ_IXP2000_GPIO 3
  32. #define IRQ_IXP2000_TIMER1 4
  33. #define IRQ_IXP2000_TIMER2 5
  34. #define IRQ_IXP2000_TIMER3 6
  35. #define IRQ_IXP2000_TIMER4 7
  36. #define IRQ_IXP2000_PMU 8
  37. #define IRQ_IXP2000_SPF 9 /* Slow port framer IRQ */
  38. #define IRQ_IXP2000_DMA1 10
  39. #define IRQ_IXP2000_DMA2 11
  40. #define IRQ_IXP2000_DMA3 12
  41. #define IRQ_IXP2000_PCI_DOORBELL 13
  42. #define IRQ_IXP2000_ME_ATTN 14
  43. #define IRQ_IXP2000_PCI 15 /* PCI INTA or INTB */
  44. #define IRQ_IXP2000_THDA0 16 /* thread 0-31A */
  45. #define IRQ_IXP2000_THDA1 17 /* thread 32-63A, IXP2800 only */
  46. #define IRQ_IXP2000_THDA2 18 /* thread 64-95A */
  47. #define IRQ_IXP2000_THDA3 19 /* thread 96-127A, IXP2800 only */
  48. #define IRQ_IXP2000_THDB0 24 /* thread 0-31B */
  49. #define IRQ_IXP2000_THDB1 25 /* thread 32-63B, IXP2800 only */
  50. #define IRQ_IXP2000_THDB2 26 /* thread 64-95B */
  51. #define IRQ_IXP2000_THDB3 27 /* thread 96-127B, IXP2800 only */
  52. /* define generic GPIOs */
  53. #define IRQ_IXP2000_GPIO0 32
  54. #define IRQ_IXP2000_GPIO1 33
  55. #define IRQ_IXP2000_GPIO2 34
  56. #define IRQ_IXP2000_GPIO3 35
  57. #define IRQ_IXP2000_GPIO4 36
  58. #define IRQ_IXP2000_GPIO5 37
  59. #define IRQ_IXP2000_GPIO6 38
  60. #define IRQ_IXP2000_GPIO7 39
  61. /* split off the 2 PCI sources */
  62. #define IRQ_IXP2000_PCIA 40
  63. #define IRQ_IXP2000_PCIB 41
  64. /* Int sources from IRQ_ERROR_STATUS */
  65. #define IRQ_IXP2000_DRAM0_MIN_ERR 42
  66. #define IRQ_IXP2000_DRAM0_MAJ_ERR 43
  67. #define IRQ_IXP2000_DRAM1_MIN_ERR 44
  68. #define IRQ_IXP2000_DRAM1_MAJ_ERR 45
  69. #define IRQ_IXP2000_DRAM2_MIN_ERR 46
  70. #define IRQ_IXP2000_DRAM2_MAJ_ERR 47
  71. /* 48-57 reserved */
  72. #define IRQ_IXP2000_SRAM0_ERR 58
  73. #define IRQ_IXP2000_SRAM1_ERR 59
  74. #define IRQ_IXP2000_SRAM2_ERR 60
  75. #define IRQ_IXP2000_SRAM3_ERR 61
  76. /* 62-65 reserved */
  77. #define IRQ_IXP2000_MEDIA_ERR 66
  78. #define IRQ_IXP2000_PCI_ERR 67
  79. #define IRQ_IXP2000_SP_INT 68
  80. #define NR_IXP2000_IRQS 69
  81. #define IXP2000_BOARD_IRQ(x) (NR_IXP2000_IRQS + (x))
  82. #define IXP2000_BOARD_IRQ_MASK(irq) (1 << (irq - NR_IXP2000_IRQS))
  83. #define IXP2000_ERR_IRQ_MASK(irq) ( 1 << (irq - IRQ_IXP2000_DRAM0_MIN_ERR))
  84. #define IXP2000_VALID_ERR_IRQ_MASK (\
  85. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM0_MIN_ERR) | \
  86. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM0_MAJ_ERR) | \
  87. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM1_MIN_ERR) | \
  88. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM1_MAJ_ERR) | \
  89. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM2_MIN_ERR) | \
  90. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_DRAM2_MAJ_ERR) | \
  91. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM0_ERR) | \
  92. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM1_ERR) | \
  93. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM2_ERR) | \
  94. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SRAM3_ERR) | \
  95. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_MEDIA_ERR) | \
  96. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_PCI_ERR) | \
  97. IXP2000_ERR_IRQ_MASK(IRQ_IXP2000_SP_INT) )
  98. /*
  99. * This allows for all the on-chip sources plus up to 32 CPLD based
  100. * IRQs. Should be more than enough.
  101. */
  102. #define IXP2000_BOARD_IRQS 32
  103. #define NR_IRQS (NR_IXP2000_IRQS + IXP2000_BOARD_IRQS)
  104. /*
  105. * IXDP2400 specific IRQs
  106. */
  107. #define IRQ_IXDP2400_INGRESS_NPU IXP2000_BOARD_IRQ(0)
  108. #define IRQ_IXDP2400_ENET IXP2000_BOARD_IRQ(1)
  109. #define IRQ_IXDP2400_MEDIA_PCI IXP2000_BOARD_IRQ(2)
  110. #define IRQ_IXDP2400_MEDIA_SP IXP2000_BOARD_IRQ(3)
  111. #define IRQ_IXDP2400_SF_PCI IXP2000_BOARD_IRQ(4)
  112. #define IRQ_IXDP2400_SF_SP IXP2000_BOARD_IRQ(5)
  113. #define IRQ_IXDP2400_PMC IXP2000_BOARD_IRQ(6)
  114. #define IRQ_IXDP2400_TVM IXP2000_BOARD_IRQ(7)
  115. #define NR_IXDP2400_IRQS ((IRQ_IXDP2400_TVM)+1)
  116. #define IXDP2400_NR_IRQS NR_IXDP2400_IRQS - NR_IXP2000_IRQS
  117. /* IXDP2800 specific IRQs */
  118. #define IRQ_IXDP2800_EGRESS_ENET IXP2000_BOARD_IRQ(0)
  119. #define IRQ_IXDP2800_INGRESS_NPU IXP2000_BOARD_IRQ(1)
  120. #define IRQ_IXDP2800_PMC IXP2000_BOARD_IRQ(2)
  121. #define IRQ_IXDP2800_FABRIC_PCI IXP2000_BOARD_IRQ(3)
  122. #define IRQ_IXDP2800_FABRIC IXP2000_BOARD_IRQ(4)
  123. #define IRQ_IXDP2800_MEDIA IXP2000_BOARD_IRQ(5)
  124. #define NR_IXDP2800_IRQS ((IRQ_IXDP2800_MEDIA)+1)
  125. #define IXDP2800_NR_IRQS NR_IXDP2800_IRQS - NR_IXP2000_IRQS
  126. /*
  127. * IRQs on both IXDP2x01 boards
  128. */
  129. #define IRQ_IXDP2X01_SPCI_DB_0 IXP2000_BOARD_IRQ(2)
  130. #define IRQ_IXDP2X01_SPCI_DB_1 IXP2000_BOARD_IRQ(3)
  131. #define IRQ_IXDP2X01_SPCI_PMC_INTA IXP2000_BOARD_IRQ(4)
  132. #define IRQ_IXDP2X01_SPCI_PMC_INTB IXP2000_BOARD_IRQ(5)
  133. #define IRQ_IXDP2X01_SPCI_PMC_INTC IXP2000_BOARD_IRQ(6)
  134. #define IRQ_IXDP2X01_SPCI_PMC_INTD IXP2000_BOARD_IRQ(7)
  135. #define IRQ_IXDP2X01_SPCI_FIC_INT IXP2000_BOARD_IRQ(8)
  136. #define IRQ_IXDP2X01_IPMI_FROM IXP2000_BOARD_IRQ(16)
  137. #define IRQ_IXDP2X01_125US IXP2000_BOARD_IRQ(17)
  138. #define IRQ_IXDP2X01_DB_0_ADD IXP2000_BOARD_IRQ(18)
  139. #define IRQ_IXDP2X01_DB_1_ADD IXP2000_BOARD_IRQ(19)
  140. #define IRQ_IXDP2X01_UART1 IXP2000_BOARD_IRQ(21)
  141. #define IRQ_IXDP2X01_UART2 IXP2000_BOARD_IRQ(22)
  142. #define IRQ_IXDP2X01_FIC_ADD_INT IXP2000_BOARD_IRQ(24)
  143. #define IRQ_IXDP2X01_CS8900 IXP2000_BOARD_IRQ(25)
  144. #define IRQ_IXDP2X01_BBSRAM IXP2000_BOARD_IRQ(26)
  145. #define IXDP2X01_VALID_IRQ_MASK ( \
  146. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_DB_0) | \
  147. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_DB_1) | \
  148. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTA) | \
  149. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTB) | \
  150. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTC) | \
  151. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_PMC_INTD) | \
  152. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_SPCI_FIC_INT) | \
  153. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_IPMI_FROM) | \
  154. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_125US) | \
  155. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_DB_0_ADD) | \
  156. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_DB_1_ADD) | \
  157. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_UART1) | \
  158. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_UART2) | \
  159. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_FIC_ADD_INT) | \
  160. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_CS8900) | \
  161. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2X01_BBSRAM) )
  162. /*
  163. * IXDP2401 specific IRQs
  164. */
  165. #define IRQ_IXDP2401_INTA_82546 IXP2000_BOARD_IRQ(0)
  166. #define IRQ_IXDP2401_INTB_82546 IXP2000_BOARD_IRQ(1)
  167. #define IXDP2401_VALID_IRQ_MASK ( \
  168. IXDP2X01_VALID_IRQ_MASK | \
  169. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2401_INTA_82546) |\
  170. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2401_INTB_82546))
  171. /*
  172. * IXDP2801-specific IRQs
  173. */
  174. #define IRQ_IXDP2801_RIV IXP2000_BOARD_IRQ(0)
  175. #define IRQ_IXDP2801_CNFG_MEDIA IXP2000_BOARD_IRQ(27)
  176. #define IRQ_IXDP2801_CLOCK_REF IXP2000_BOARD_IRQ(28)
  177. #define IXDP2801_VALID_IRQ_MASK ( \
  178. IXDP2X01_VALID_IRQ_MASK | \
  179. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2801_RIV) |\
  180. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2801_CNFG_MEDIA) |\
  181. IXP2000_BOARD_IRQ_MASK(IRQ_IXDP2801_CLOCK_REF))
  182. #define NR_IXDP2X01_IRQS ((IRQ_IXDP2801_CLOCK_REF) + 1)
  183. #endif /*_IRQS_H*/