at91_dbgu.h 2.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * include/asm-arm/arch-at91/at91_dbgu.h
  3. *
  4. * Copyright (C) 2005 Ivan Kokshaysky
  5. * Copyright (C) SAN People
  6. *
  7. * Debug Unit (DBGU) - System peripherals registers.
  8. * Based on AT91RM9200 datasheet revision E.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. */
  15. #ifndef AT91_DBGU_H
  16. #define AT91_DBGU_H
  17. #define AT91_DBGU_CR (AT91_DBGU + 0x00) /* Control Register */
  18. #define AT91_DBGU_MR (AT91_DBGU + 0x04) /* Mode Register */
  19. #define AT91_DBGU_IER (AT91_DBGU + 0x08) /* Interrupt Enable Register */
  20. #define AT91_DBGU_TXRDY (1 << 1) /* Transmitter Ready */
  21. #define AT91_DBGU_TXEMPTY (1 << 9) /* Transmitter Empty */
  22. #define AT91_DBGU_IDR (AT91_DBGU + 0x0c) /* Interrupt Disable Register */
  23. #define AT91_DBGU_IMR (AT91_DBGU + 0x10) /* Interrupt Mask Register */
  24. #define AT91_DBGU_SR (AT91_DBGU + 0x14) /* Status Register */
  25. #define AT91_DBGU_RHR (AT91_DBGU + 0x18) /* Receiver Holding Register */
  26. #define AT91_DBGU_THR (AT91_DBGU + 0x1c) /* Transmitter Holding Register */
  27. #define AT91_DBGU_BRGR (AT91_DBGU + 0x20) /* Baud Rate Generator Register */
  28. #define AT91_DBGU_CIDR (AT91_DBGU + 0x40) /* Chip ID Register */
  29. #define AT91_DBGU_EXID (AT91_DBGU + 0x44) /* Chip ID Extension Register */
  30. #define AT91_CIDR_VERSION (0x1f << 0) /* Version of the Device */
  31. #define AT91_CIDR_EPROC (7 << 5) /* Embedded Processor */
  32. #define AT91_CIDR_NVPSIZ (0xf << 8) /* Nonvolatile Program Memory Size */
  33. #define AT91_CIDR_NVPSIZ2 (0xf << 12) /* Second Nonvolatile Program Memory Size */
  34. #define AT91_CIDR_SRAMSIZ (0xf << 16) /* Internal SRAM Size */
  35. #define AT91_CIDR_SRAMSIZ_1K (1 << 16)
  36. #define AT91_CIDR_SRAMSIZ_2K (2 << 16)
  37. #define AT91_CIDR_SRAMSIZ_112K (4 << 16)
  38. #define AT91_CIDR_SRAMSIZ_4K (5 << 16)
  39. #define AT91_CIDR_SRAMSIZ_80K (6 << 16)
  40. #define AT91_CIDR_SRAMSIZ_160K (7 << 16)
  41. #define AT91_CIDR_SRAMSIZ_8K (8 << 16)
  42. #define AT91_CIDR_SRAMSIZ_16K (9 << 16)
  43. #define AT91_CIDR_SRAMSIZ_32K (10 << 16)
  44. #define AT91_CIDR_SRAMSIZ_64K (11 << 16)
  45. #define AT91_CIDR_SRAMSIZ_128K (12 << 16)
  46. #define AT91_CIDR_SRAMSIZ_256K (13 << 16)
  47. #define AT91_CIDR_SRAMSIZ_96K (14 << 16)
  48. #define AT91_CIDR_SRAMSIZ_512K (15 << 16)
  49. #define AT91_CIDR_ARCH (0xff << 20) /* Architecture Identifier */
  50. #define AT91_CIDR_NVPTYP (7 << 28) /* Nonvolatile Program Memory Type */
  51. #define AT91_CIDR_EXT (1 << 31) /* Extension Flag */
  52. #define AT91_DBGU_FNR (AT91_DBGU + 0x48) /* Force NTRST Register [SAM9 only] */
  53. #define AT91_DBGU_FNTRST (1 << 0) /* Force NTRST */
  54. #endif