skge.h 101 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582
  1. /*
  2. * Definitions for the new Marvell Yukon / SysKonenct driver.
  3. */
  4. #ifndef _SKGE_H
  5. #define _SKGE_H
  6. /* PCI config registers */
  7. #define PCI_DEV_REG1 0x40
  8. #define PCI_PHY_COMA 0x8000000
  9. #define PCI_VIO 0x2000000
  10. #define PCI_DEV_REG2 0x44
  11. #define PCI_REV_DESC 0x4
  12. #define PCI_STATUS_ERROR_BITS (PCI_STATUS_DETECTED_PARITY | \
  13. PCI_STATUS_SIG_SYSTEM_ERROR | \
  14. PCI_STATUS_REC_MASTER_ABORT | \
  15. PCI_STATUS_REC_TARGET_ABORT | \
  16. PCI_STATUS_PARITY)
  17. enum csr_regs {
  18. B0_RAP = 0x0000,
  19. B0_CTST = 0x0004,
  20. B0_LED = 0x0006,
  21. B0_POWER_CTRL = 0x0007,
  22. B0_ISRC = 0x0008,
  23. B0_IMSK = 0x000c,
  24. B0_HWE_ISRC = 0x0010,
  25. B0_HWE_IMSK = 0x0014,
  26. B0_SP_ISRC = 0x0018,
  27. B0_XM1_IMSK = 0x0020,
  28. B0_XM1_ISRC = 0x0028,
  29. B0_XM1_PHY_ADDR = 0x0030,
  30. B0_XM1_PHY_DATA = 0x0034,
  31. B0_XM2_IMSK = 0x0040,
  32. B0_XM2_ISRC = 0x0048,
  33. B0_XM2_PHY_ADDR = 0x0050,
  34. B0_XM2_PHY_DATA = 0x0054,
  35. B0_R1_CSR = 0x0060,
  36. B0_R2_CSR = 0x0064,
  37. B0_XS1_CSR = 0x0068,
  38. B0_XA1_CSR = 0x006c,
  39. B0_XS2_CSR = 0x0070,
  40. B0_XA2_CSR = 0x0074,
  41. B2_MAC_1 = 0x0100,
  42. B2_MAC_2 = 0x0108,
  43. B2_MAC_3 = 0x0110,
  44. B2_CONN_TYP = 0x0118,
  45. B2_PMD_TYP = 0x0119,
  46. B2_MAC_CFG = 0x011a,
  47. B2_CHIP_ID = 0x011b,
  48. B2_E_0 = 0x011c,
  49. B2_E_1 = 0x011d,
  50. B2_E_2 = 0x011e,
  51. B2_E_3 = 0x011f,
  52. B2_FAR = 0x0120,
  53. B2_FDP = 0x0124,
  54. B2_LD_CTRL = 0x0128,
  55. B2_LD_TEST = 0x0129,
  56. B2_TI_INI = 0x0130,
  57. B2_TI_VAL = 0x0134,
  58. B2_TI_CTRL = 0x0138,
  59. B2_TI_TEST = 0x0139,
  60. B2_IRQM_INI = 0x0140,
  61. B2_IRQM_VAL = 0x0144,
  62. B2_IRQM_CTRL = 0x0148,
  63. B2_IRQM_TEST = 0x0149,
  64. B2_IRQM_MSK = 0x014c,
  65. B2_IRQM_HWE_MSK = 0x0150,
  66. B2_TST_CTRL1 = 0x0158,
  67. B2_TST_CTRL2 = 0x0159,
  68. B2_GP_IO = 0x015c,
  69. B2_I2C_CTRL = 0x0160,
  70. B2_I2C_DATA = 0x0164,
  71. B2_I2C_IRQ = 0x0168,
  72. B2_I2C_SW = 0x016c,
  73. B2_BSC_INI = 0x0170,
  74. B2_BSC_VAL = 0x0174,
  75. B2_BSC_CTRL = 0x0178,
  76. B2_BSC_STAT = 0x0179,
  77. B2_BSC_TST = 0x017a,
  78. B3_RAM_ADDR = 0x0180,
  79. B3_RAM_DATA_LO = 0x0184,
  80. B3_RAM_DATA_HI = 0x0188,
  81. B3_RI_WTO_R1 = 0x0190,
  82. B3_RI_WTO_XA1 = 0x0191,
  83. B3_RI_WTO_XS1 = 0x0192,
  84. B3_RI_RTO_R1 = 0x0193,
  85. B3_RI_RTO_XA1 = 0x0194,
  86. B3_RI_RTO_XS1 = 0x0195,
  87. B3_RI_WTO_R2 = 0x0196,
  88. B3_RI_WTO_XA2 = 0x0197,
  89. B3_RI_WTO_XS2 = 0x0198,
  90. B3_RI_RTO_R2 = 0x0199,
  91. B3_RI_RTO_XA2 = 0x019a,
  92. B3_RI_RTO_XS2 = 0x019b,
  93. B3_RI_TO_VAL = 0x019c,
  94. B3_RI_CTRL = 0x01a0,
  95. B3_RI_TEST = 0x01a2,
  96. B3_MA_TOINI_RX1 = 0x01b0,
  97. B3_MA_TOINI_RX2 = 0x01b1,
  98. B3_MA_TOINI_TX1 = 0x01b2,
  99. B3_MA_TOINI_TX2 = 0x01b3,
  100. B3_MA_TOVAL_RX1 = 0x01b4,
  101. B3_MA_TOVAL_RX2 = 0x01b5,
  102. B3_MA_TOVAL_TX1 = 0x01b6,
  103. B3_MA_TOVAL_TX2 = 0x01b7,
  104. B3_MA_TO_CTRL = 0x01b8,
  105. B3_MA_TO_TEST = 0x01ba,
  106. B3_MA_RCINI_RX1 = 0x01c0,
  107. B3_MA_RCINI_RX2 = 0x01c1,
  108. B3_MA_RCINI_TX1 = 0x01c2,
  109. B3_MA_RCINI_TX2 = 0x01c3,
  110. B3_MA_RCVAL_RX1 = 0x01c4,
  111. B3_MA_RCVAL_RX2 = 0x01c5,
  112. B3_MA_RCVAL_TX1 = 0x01c6,
  113. B3_MA_RCVAL_TX2 = 0x01c7,
  114. B3_MA_RC_CTRL = 0x01c8,
  115. B3_MA_RC_TEST = 0x01ca,
  116. B3_PA_TOINI_RX1 = 0x01d0,
  117. B3_PA_TOINI_RX2 = 0x01d4,
  118. B3_PA_TOINI_TX1 = 0x01d8,
  119. B3_PA_TOINI_TX2 = 0x01dc,
  120. B3_PA_TOVAL_RX1 = 0x01e0,
  121. B3_PA_TOVAL_RX2 = 0x01e4,
  122. B3_PA_TOVAL_TX1 = 0x01e8,
  123. B3_PA_TOVAL_TX2 = 0x01ec,
  124. B3_PA_CTRL = 0x01f0,
  125. B3_PA_TEST = 0x01f2,
  126. };
  127. /* B0_CTST 16 bit Control/Status register */
  128. enum {
  129. CS_CLK_RUN_HOT = 1<<13,/* CLK_RUN hot m. (YUKON-Lite only) */
  130. CS_CLK_RUN_RST = 1<<12,/* CLK_RUN reset (YUKON-Lite only) */
  131. CS_CLK_RUN_ENA = 1<<11,/* CLK_RUN enable (YUKON-Lite only) */
  132. CS_VAUX_AVAIL = 1<<10,/* VAUX available (YUKON only) */
  133. CS_BUS_CLOCK = 1<<9, /* Bus Clock 0/1 = 33/66 MHz */
  134. CS_BUS_SLOT_SZ = 1<<8, /* Slot Size 0/1 = 32/64 bit slot */
  135. CS_ST_SW_IRQ = 1<<7, /* Set IRQ SW Request */
  136. CS_CL_SW_IRQ = 1<<6, /* Clear IRQ SW Request */
  137. CS_STOP_DONE = 1<<5, /* Stop Master is finished */
  138. CS_STOP_MAST = 1<<4, /* Command Bit to stop the master */
  139. CS_MRST_CLR = 1<<3, /* Clear Master reset */
  140. CS_MRST_SET = 1<<2, /* Set Master reset */
  141. CS_RST_CLR = 1<<1, /* Clear Software reset */
  142. CS_RST_SET = 1, /* Set Software reset */
  143. /* B0_LED 8 Bit LED register */
  144. /* Bit 7.. 2: reserved */
  145. LED_STAT_ON = 1<<1, /* Status LED on */
  146. LED_STAT_OFF = 1, /* Status LED off */
  147. /* B0_POWER_CTRL 8 Bit Power Control reg (YUKON only) */
  148. PC_VAUX_ENA = 1<<7, /* Switch VAUX Enable */
  149. PC_VAUX_DIS = 1<<6, /* Switch VAUX Disable */
  150. PC_VCC_ENA = 1<<5, /* Switch VCC Enable */
  151. PC_VCC_DIS = 1<<4, /* Switch VCC Disable */
  152. PC_VAUX_ON = 1<<3, /* Switch VAUX On */
  153. PC_VAUX_OFF = 1<<2, /* Switch VAUX Off */
  154. PC_VCC_ON = 1<<1, /* Switch VCC On */
  155. PC_VCC_OFF = 1<<0, /* Switch VCC Off */
  156. };
  157. /* B2_IRQM_MSK 32 bit IRQ Moderation Mask */
  158. enum {
  159. IS_ALL_MSK = 0xbffffffful, /* All Interrupt bits */
  160. IS_HW_ERR = 1<<31, /* Interrupt HW Error */
  161. /* Bit 30: reserved */
  162. IS_PA_TO_RX1 = 1<<29, /* Packet Arb Timeout Rx1 */
  163. IS_PA_TO_RX2 = 1<<28, /* Packet Arb Timeout Rx2 */
  164. IS_PA_TO_TX1 = 1<<27, /* Packet Arb Timeout Tx1 */
  165. IS_PA_TO_TX2 = 1<<26, /* Packet Arb Timeout Tx2 */
  166. IS_I2C_READY = 1<<25, /* IRQ on end of I2C Tx */
  167. IS_IRQ_SW = 1<<24, /* SW forced IRQ */
  168. IS_EXT_REG = 1<<23, /* IRQ from LM80 or PHY (GENESIS only) */
  169. /* IRQ from PHY (YUKON only) */
  170. IS_TIMINT = 1<<22, /* IRQ from Timer */
  171. IS_MAC1 = 1<<21, /* IRQ from MAC 1 */
  172. IS_LNK_SYNC_M1 = 1<<20, /* Link Sync Cnt wrap MAC 1 */
  173. IS_MAC2 = 1<<19, /* IRQ from MAC 2 */
  174. IS_LNK_SYNC_M2 = 1<<18, /* Link Sync Cnt wrap MAC 2 */
  175. /* Receive Queue 1 */
  176. IS_R1_B = 1<<17, /* Q_R1 End of Buffer */
  177. IS_R1_F = 1<<16, /* Q_R1 End of Frame */
  178. IS_R1_C = 1<<15, /* Q_R1 Encoding Error */
  179. /* Receive Queue 2 */
  180. IS_R2_B = 1<<14, /* Q_R2 End of Buffer */
  181. IS_R2_F = 1<<13, /* Q_R2 End of Frame */
  182. IS_R2_C = 1<<12, /* Q_R2 Encoding Error */
  183. /* Synchronous Transmit Queue 1 */
  184. IS_XS1_B = 1<<11, /* Q_XS1 End of Buffer */
  185. IS_XS1_F = 1<<10, /* Q_XS1 End of Frame */
  186. IS_XS1_C = 1<<9, /* Q_XS1 Encoding Error */
  187. /* Asynchronous Transmit Queue 1 */
  188. IS_XA1_B = 1<<8, /* Q_XA1 End of Buffer */
  189. IS_XA1_F = 1<<7, /* Q_XA1 End of Frame */
  190. IS_XA1_C = 1<<6, /* Q_XA1 Encoding Error */
  191. /* Synchronous Transmit Queue 2 */
  192. IS_XS2_B = 1<<5, /* Q_XS2 End of Buffer */
  193. IS_XS2_F = 1<<4, /* Q_XS2 End of Frame */
  194. IS_XS2_C = 1<<3, /* Q_XS2 Encoding Error */
  195. /* Asynchronous Transmit Queue 2 */
  196. IS_XA2_B = 1<<2, /* Q_XA2 End of Buffer */
  197. IS_XA2_F = 1<<1, /* Q_XA2 End of Frame */
  198. IS_XA2_C = 1<<0, /* Q_XA2 Encoding Error */
  199. IS_TO_PORT1 = IS_PA_TO_RX1 | IS_PA_TO_TX1,
  200. IS_TO_PORT2 = IS_PA_TO_RX2 | IS_PA_TO_TX2,
  201. IS_PORT_1 = IS_XA1_F| IS_R1_F | IS_TO_PORT1 | IS_MAC1,
  202. IS_PORT_2 = IS_XA2_F| IS_R2_F | IS_TO_PORT2 | IS_MAC2,
  203. };
  204. /* B2_IRQM_HWE_MSK 32 bit IRQ Moderation HW Error Mask */
  205. enum {
  206. IS_IRQ_TIST_OV = 1<<13, /* Time Stamp Timer Overflow (YUKON only) */
  207. IS_IRQ_SENSOR = 1<<12, /* IRQ from Sensor (YUKON only) */
  208. IS_IRQ_MST_ERR = 1<<11, /* IRQ master error detected */
  209. IS_IRQ_STAT = 1<<10, /* IRQ status exception */
  210. IS_NO_STAT_M1 = 1<<9, /* No Rx Status from MAC 1 */
  211. IS_NO_STAT_M2 = 1<<8, /* No Rx Status from MAC 2 */
  212. IS_NO_TIST_M1 = 1<<7, /* No Time Stamp from MAC 1 */
  213. IS_NO_TIST_M2 = 1<<6, /* No Time Stamp from MAC 2 */
  214. IS_RAM_RD_PAR = 1<<5, /* RAM Read Parity Error */
  215. IS_RAM_WR_PAR = 1<<4, /* RAM Write Parity Error */
  216. IS_M1_PAR_ERR = 1<<3, /* MAC 1 Parity Error */
  217. IS_M2_PAR_ERR = 1<<2, /* MAC 2 Parity Error */
  218. IS_R1_PAR_ERR = 1<<1, /* Queue R1 Parity Error */
  219. IS_R2_PAR_ERR = 1<<0, /* Queue R2 Parity Error */
  220. IS_ERR_MSK = IS_IRQ_MST_ERR | IS_IRQ_STAT
  221. | IS_NO_STAT_M1 | IS_NO_STAT_M2
  222. | IS_RAM_RD_PAR | IS_RAM_WR_PAR
  223. | IS_M1_PAR_ERR | IS_M2_PAR_ERR
  224. | IS_R1_PAR_ERR | IS_R2_PAR_ERR,
  225. };
  226. /* B2_TST_CTRL1 8 bit Test Control Register 1 */
  227. enum {
  228. TST_FRC_DPERR_MR = 1<<7, /* force DATAPERR on MST RD */
  229. TST_FRC_DPERR_MW = 1<<6, /* force DATAPERR on MST WR */
  230. TST_FRC_DPERR_TR = 1<<5, /* force DATAPERR on TRG RD */
  231. TST_FRC_DPERR_TW = 1<<4, /* force DATAPERR on TRG WR */
  232. TST_FRC_APERR_M = 1<<3, /* force ADDRPERR on MST */
  233. TST_FRC_APERR_T = 1<<2, /* force ADDRPERR on TRG */
  234. TST_CFG_WRITE_ON = 1<<1, /* Enable Config Reg WR */
  235. TST_CFG_WRITE_OFF= 1<<0, /* Disable Config Reg WR */
  236. };
  237. /* B2_MAC_CFG 8 bit MAC Configuration / Chip Revision */
  238. enum {
  239. CFG_CHIP_R_MSK = 0xf<<4, /* Bit 7.. 4: Chip Revision */
  240. /* Bit 3.. 2: reserved */
  241. CFG_DIS_M2_CLK = 1<<1, /* Disable Clock for 2nd MAC */
  242. CFG_SNG_MAC = 1<<0, /* MAC Config: 0=2 MACs / 1=1 MAC*/
  243. };
  244. /* B2_CHIP_ID 8 bit Chip Identification Number */
  245. enum {
  246. CHIP_ID_GENESIS = 0x0a, /* Chip ID for GENESIS */
  247. CHIP_ID_YUKON = 0xb0, /* Chip ID for YUKON */
  248. CHIP_ID_YUKON_LITE = 0xb1, /* Chip ID for YUKON-Lite (Rev. A1-A3) */
  249. CHIP_ID_YUKON_LP = 0xb2, /* Chip ID for YUKON-LP */
  250. CHIP_ID_YUKON_XL = 0xb3, /* Chip ID for YUKON-2 XL */
  251. CHIP_ID_YUKON_EC = 0xb6, /* Chip ID for YUKON-2 EC */
  252. CHIP_ID_YUKON_FE = 0xb7, /* Chip ID for YUKON-2 FE */
  253. CHIP_REV_YU_LITE_A1 = 3, /* Chip Rev. for YUKON-Lite A1,A2 */
  254. CHIP_REV_YU_LITE_A3 = 7, /* Chip Rev. for YUKON-Lite A3 */
  255. };
  256. /* B2_TI_CTRL 8 bit Timer control */
  257. /* B2_IRQM_CTRL 8 bit IRQ Moderation Timer Control */
  258. enum {
  259. TIM_START = 1<<2, /* Start Timer */
  260. TIM_STOP = 1<<1, /* Stop Timer */
  261. TIM_CLR_IRQ = 1<<0, /* Clear Timer IRQ (!IRQM) */
  262. };
  263. /* B2_TI_TEST 8 Bit Timer Test */
  264. /* B2_IRQM_TEST 8 bit IRQ Moderation Timer Test */
  265. /* B28_DPT_TST 8 bit Descriptor Poll Timer Test Reg */
  266. enum {
  267. TIM_T_ON = 1<<2, /* Test mode on */
  268. TIM_T_OFF = 1<<1, /* Test mode off */
  269. TIM_T_STEP = 1<<0, /* Test step */
  270. };
  271. /* B2_GP_IO 32 bit General Purpose I/O Register */
  272. enum {
  273. GP_DIR_9 = 1<<25, /* IO_9 direct, 0=In/1=Out */
  274. GP_DIR_8 = 1<<24, /* IO_8 direct, 0=In/1=Out */
  275. GP_DIR_7 = 1<<23, /* IO_7 direct, 0=In/1=Out */
  276. GP_DIR_6 = 1<<22, /* IO_6 direct, 0=In/1=Out */
  277. GP_DIR_5 = 1<<21, /* IO_5 direct, 0=In/1=Out */
  278. GP_DIR_4 = 1<<20, /* IO_4 direct, 0=In/1=Out */
  279. GP_DIR_3 = 1<<19, /* IO_3 direct, 0=In/1=Out */
  280. GP_DIR_2 = 1<<18, /* IO_2 direct, 0=In/1=Out */
  281. GP_DIR_1 = 1<<17, /* IO_1 direct, 0=In/1=Out */
  282. GP_DIR_0 = 1<<16, /* IO_0 direct, 0=In/1=Out */
  283. GP_IO_9 = 1<<9, /* IO_9 pin */
  284. GP_IO_8 = 1<<8, /* IO_8 pin */
  285. GP_IO_7 = 1<<7, /* IO_7 pin */
  286. GP_IO_6 = 1<<6, /* IO_6 pin */
  287. GP_IO_5 = 1<<5, /* IO_5 pin */
  288. GP_IO_4 = 1<<4, /* IO_4 pin */
  289. GP_IO_3 = 1<<3, /* IO_3 pin */
  290. GP_IO_2 = 1<<2, /* IO_2 pin */
  291. GP_IO_1 = 1<<1, /* IO_1 pin */
  292. GP_IO_0 = 1<<0, /* IO_0 pin */
  293. };
  294. /* Descriptor Bit Definition */
  295. /* TxCtrl Transmit Buffer Control Field */
  296. /* RxCtrl Receive Buffer Control Field */
  297. enum {
  298. BMU_OWN = 1<<31, /* OWN bit: 0=host/1=BMU */
  299. BMU_STF = 1<<30, /* Start of Frame */
  300. BMU_EOF = 1<<29, /* End of Frame */
  301. BMU_IRQ_EOB = 1<<28, /* Req "End of Buffer" IRQ */
  302. BMU_IRQ_EOF = 1<<27, /* Req "End of Frame" IRQ */
  303. /* TxCtrl specific bits */
  304. BMU_STFWD = 1<<26, /* (Tx) Store & Forward Frame */
  305. BMU_NO_FCS = 1<<25, /* (Tx) Disable MAC FCS (CRC) generation */
  306. BMU_SW = 1<<24, /* (Tx) 1 bit res. for SW use */
  307. /* RxCtrl specific bits */
  308. BMU_DEV_0 = 1<<26, /* (Rx) Transfer data to Dev0 */
  309. BMU_STAT_VAL = 1<<25, /* (Rx) Rx Status Valid */
  310. BMU_TIST_VAL = 1<<24, /* (Rx) Rx TimeStamp Valid */
  311. /* Bit 23..16: BMU Check Opcodes */
  312. BMU_CHECK = 0x55<<16, /* Default BMU check */
  313. BMU_TCP_CHECK = 0x56<<16, /* Descr with TCP ext */
  314. BMU_UDP_CHECK = 0x57<<16, /* Descr with UDP ext (YUKON only) */
  315. BMU_BBC = 0xffffL, /* Bit 15.. 0: Buffer Byte Counter */
  316. };
  317. /* B2_BSC_CTRL 8 bit Blink Source Counter Control */
  318. enum {
  319. BSC_START = 1<<1, /* Start Blink Source Counter */
  320. BSC_STOP = 1<<0, /* Stop Blink Source Counter */
  321. };
  322. /* B2_BSC_STAT 8 bit Blink Source Counter Status */
  323. enum {
  324. BSC_SRC = 1<<0, /* Blink Source, 0=Off / 1=On */
  325. };
  326. /* B2_BSC_TST 16 bit Blink Source Counter Test Reg */
  327. enum {
  328. BSC_T_ON = 1<<2, /* Test mode on */
  329. BSC_T_OFF = 1<<1, /* Test mode off */
  330. BSC_T_STEP = 1<<0, /* Test step */
  331. };
  332. /* B3_RAM_ADDR 32 bit RAM Address, to read or write */
  333. /* Bit 31..19: reserved */
  334. #define RAM_ADR_RAN 0x0007ffffL /* Bit 18.. 0: RAM Address Range */
  335. /* RAM Interface Registers */
  336. /* B3_RI_CTRL 16 bit RAM Iface Control Register */
  337. enum {
  338. RI_CLR_RD_PERR = 1<<9, /* Clear IRQ RAM Read Parity Err */
  339. RI_CLR_WR_PERR = 1<<8, /* Clear IRQ RAM Write Parity Err*/
  340. RI_RST_CLR = 1<<1, /* Clear RAM Interface Reset */
  341. RI_RST_SET = 1<<0, /* Set RAM Interface Reset */
  342. };
  343. /* MAC Arbiter Registers */
  344. /* B3_MA_TO_CTRL 16 bit MAC Arbiter Timeout Ctrl Reg */
  345. enum {
  346. MA_FOE_ON = 1<<3, /* XMAC Fast Output Enable ON */
  347. MA_FOE_OFF = 1<<2, /* XMAC Fast Output Enable OFF */
  348. MA_RST_CLR = 1<<1, /* Clear MAC Arbiter Reset */
  349. MA_RST_SET = 1<<0, /* Set MAC Arbiter Reset */
  350. };
  351. /* Timeout values */
  352. #define SK_MAC_TO_53 72 /* MAC arbiter timeout */
  353. #define SK_PKT_TO_53 0x2000 /* Packet arbiter timeout */
  354. #define SK_PKT_TO_MAX 0xffff /* Maximum value */
  355. #define SK_RI_TO_53 36 /* RAM interface timeout */
  356. /* Packet Arbiter Registers */
  357. /* B3_PA_CTRL 16 bit Packet Arbiter Ctrl Register */
  358. enum {
  359. PA_CLR_TO_TX2 = 1<<13,/* Clear IRQ Packet Timeout TX2 */
  360. PA_CLR_TO_TX1 = 1<<12,/* Clear IRQ Packet Timeout TX1 */
  361. PA_CLR_TO_RX2 = 1<<11,/* Clear IRQ Packet Timeout RX2 */
  362. PA_CLR_TO_RX1 = 1<<10,/* Clear IRQ Packet Timeout RX1 */
  363. PA_ENA_TO_TX2 = 1<<9, /* Enable Timeout Timer TX2 */
  364. PA_DIS_TO_TX2 = 1<<8, /* Disable Timeout Timer TX2 */
  365. PA_ENA_TO_TX1 = 1<<7, /* Enable Timeout Timer TX1 */
  366. PA_DIS_TO_TX1 = 1<<6, /* Disable Timeout Timer TX1 */
  367. PA_ENA_TO_RX2 = 1<<5, /* Enable Timeout Timer RX2 */
  368. PA_DIS_TO_RX2 = 1<<4, /* Disable Timeout Timer RX2 */
  369. PA_ENA_TO_RX1 = 1<<3, /* Enable Timeout Timer RX1 */
  370. PA_DIS_TO_RX1 = 1<<2, /* Disable Timeout Timer RX1 */
  371. PA_RST_CLR = 1<<1, /* Clear MAC Arbiter Reset */
  372. PA_RST_SET = 1<<0, /* Set MAC Arbiter Reset */
  373. };
  374. #define PA_ENA_TO_ALL (PA_ENA_TO_RX1 | PA_ENA_TO_RX2 |\
  375. PA_ENA_TO_TX1 | PA_ENA_TO_TX2)
  376. /* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */
  377. /* TXA_ITI_INI 32 bit Tx Arb Interval Timer Init Val */
  378. /* TXA_ITI_VAL 32 bit Tx Arb Interval Timer Value */
  379. /* TXA_LIM_INI 32 bit Tx Arb Limit Counter Init Val */
  380. /* TXA_LIM_VAL 32 bit Tx Arb Limit Counter Value */
  381. #define TXA_MAX_VAL 0x00ffffffUL /* Bit 23.. 0: Max TXA Timer/Cnt Val */
  382. /* TXA_CTRL 8 bit Tx Arbiter Control Register */
  383. enum {
  384. TXA_ENA_FSYNC = 1<<7, /* Enable force of sync Tx queue */
  385. TXA_DIS_FSYNC = 1<<6, /* Disable force of sync Tx queue */
  386. TXA_ENA_ALLOC = 1<<5, /* Enable alloc of free bandwidth */
  387. TXA_DIS_ALLOC = 1<<4, /* Disable alloc of free bandwidth */
  388. TXA_START_RC = 1<<3, /* Start sync Rate Control */
  389. TXA_STOP_RC = 1<<2, /* Stop sync Rate Control */
  390. TXA_ENA_ARB = 1<<1, /* Enable Tx Arbiter */
  391. TXA_DIS_ARB = 1<<0, /* Disable Tx Arbiter */
  392. };
  393. /*
  394. * Bank 4 - 5
  395. */
  396. /* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */
  397. enum {
  398. TXA_ITI_INI = 0x0200,/* 32 bit Tx Arb Interval Timer Init Val*/
  399. TXA_ITI_VAL = 0x0204,/* 32 bit Tx Arb Interval Timer Value */
  400. TXA_LIM_INI = 0x0208,/* 32 bit Tx Arb Limit Counter Init Val */
  401. TXA_LIM_VAL = 0x020c,/* 32 bit Tx Arb Limit Counter Value */
  402. TXA_CTRL = 0x0210,/* 8 bit Tx Arbiter Control Register */
  403. TXA_TEST = 0x0211,/* 8 bit Tx Arbiter Test Register */
  404. TXA_STAT = 0x0212,/* 8 bit Tx Arbiter Status Register */
  405. };
  406. enum {
  407. B6_EXT_REG = 0x0300,/* External registers (GENESIS only) */
  408. B7_CFG_SPC = 0x0380,/* copy of the Configuration register */
  409. B8_RQ1_REGS = 0x0400,/* Receive Queue 1 */
  410. B8_RQ2_REGS = 0x0480,/* Receive Queue 2 */
  411. B8_TS1_REGS = 0x0600,/* Transmit sync queue 1 */
  412. B8_TA1_REGS = 0x0680,/* Transmit async queue 1 */
  413. B8_TS2_REGS = 0x0700,/* Transmit sync queue 2 */
  414. B8_TA2_REGS = 0x0780,/* Transmit sync queue 2 */
  415. B16_RAM_REGS = 0x0800,/* RAM Buffer Registers */
  416. };
  417. /* Queue Register Offsets, use Q_ADDR() to access */
  418. enum {
  419. B8_Q_REGS = 0x0400, /* base of Queue registers */
  420. Q_D = 0x00, /* 8*32 bit Current Descriptor */
  421. Q_DA_L = 0x20, /* 32 bit Current Descriptor Address Low dWord */
  422. Q_DA_H = 0x24, /* 32 bit Current Descriptor Address High dWord */
  423. Q_AC_L = 0x28, /* 32 bit Current Address Counter Low dWord */
  424. Q_AC_H = 0x2c, /* 32 bit Current Address Counter High dWord */
  425. Q_BC = 0x30, /* 32 bit Current Byte Counter */
  426. Q_CSR = 0x34, /* 32 bit BMU Control/Status Register */
  427. Q_F = 0x38, /* 32 bit Flag Register */
  428. Q_T1 = 0x3c, /* 32 bit Test Register 1 */
  429. Q_T1_TR = 0x3c, /* 8 bit Test Register 1 Transfer SM */
  430. Q_T1_WR = 0x3d, /* 8 bit Test Register 1 Write Descriptor SM */
  431. Q_T1_RD = 0x3e, /* 8 bit Test Register 1 Read Descriptor SM */
  432. Q_T1_SV = 0x3f, /* 8 bit Test Register 1 Supervisor SM */
  433. Q_T2 = 0x40, /* 32 bit Test Register 2 */
  434. Q_T3 = 0x44, /* 32 bit Test Register 3 */
  435. };
  436. #define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))
  437. /* RAM Buffer Register Offsets */
  438. enum {
  439. RB_START= 0x00,/* 32 bit RAM Buffer Start Address */
  440. RB_END = 0x04,/* 32 bit RAM Buffer End Address */
  441. RB_WP = 0x08,/* 32 bit RAM Buffer Write Pointer */
  442. RB_RP = 0x0c,/* 32 bit RAM Buffer Read Pointer */
  443. RB_RX_UTPP= 0x10,/* 32 bit Rx Upper Threshold, Pause Packet */
  444. RB_RX_LTPP= 0x14,/* 32 bit Rx Lower Threshold, Pause Packet */
  445. RB_RX_UTHP= 0x18,/* 32 bit Rx Upper Threshold, High Prio */
  446. RB_RX_LTHP= 0x1c,/* 32 bit Rx Lower Threshold, High Prio */
  447. /* 0x10 - 0x1f: reserved at Tx RAM Buffer Registers */
  448. RB_PC = 0x20,/* 32 bit RAM Buffer Packet Counter */
  449. RB_LEV = 0x24,/* 32 bit RAM Buffer Level Register */
  450. RB_CTRL = 0x28,/* 32 bit RAM Buffer Control Register */
  451. RB_TST1 = 0x29,/* 8 bit RAM Buffer Test Register 1 */
  452. RB_TST2 = 0x2a,/* 8 bit RAM Buffer Test Register 2 */
  453. };
  454. /* Receive and Transmit Queues */
  455. enum {
  456. Q_R1 = 0x0000, /* Receive Queue 1 */
  457. Q_R2 = 0x0080, /* Receive Queue 2 */
  458. Q_XS1 = 0x0200, /* Synchronous Transmit Queue 1 */
  459. Q_XA1 = 0x0280, /* Asynchronous Transmit Queue 1 */
  460. Q_XS2 = 0x0300, /* Synchronous Transmit Queue 2 */
  461. Q_XA2 = 0x0380, /* Asynchronous Transmit Queue 2 */
  462. };
  463. /* Different MAC Types */
  464. enum {
  465. SK_MAC_XMAC = 0, /* Xaqti XMAC II */
  466. SK_MAC_GMAC = 1, /* Marvell GMAC */
  467. };
  468. /* Different PHY Types */
  469. enum {
  470. SK_PHY_XMAC = 0,/* integrated in XMAC II */
  471. SK_PHY_BCOM = 1,/* Broadcom BCM5400 */
  472. SK_PHY_LONE = 2,/* Level One LXT1000 [not supported]*/
  473. SK_PHY_NAT = 3,/* National DP83891 [not supported] */
  474. SK_PHY_MARV_COPPER= 4,/* Marvell 88E1011S */
  475. SK_PHY_MARV_FIBER = 5,/* Marvell 88E1011S working on fiber */
  476. };
  477. /* PHY addresses (bits 12..8 of PHY address reg) */
  478. enum {
  479. PHY_ADDR_XMAC = 0<<8,
  480. PHY_ADDR_BCOM = 1<<8,
  481. /* GPHY address (bits 15..11 of SMI control reg) */
  482. PHY_ADDR_MARV = 0,
  483. };
  484. #define RB_ADDR(offs, queue) ((u16)B16_RAM_REGS + (u16)(queue) + (offs))
  485. /* Receive MAC FIFO, Receive LED, and Link_Sync regs (GENESIS only) */
  486. enum {
  487. RX_MFF_EA = 0x0c00,/* 32 bit Receive MAC FIFO End Address */
  488. RX_MFF_WP = 0x0c04,/* 32 bit Receive MAC FIFO Write Pointer */
  489. RX_MFF_RP = 0x0c0c,/* 32 bit Receive MAC FIFO Read Pointer */
  490. RX_MFF_PC = 0x0c10,/* 32 bit Receive MAC FIFO Packet Cnt */
  491. RX_MFF_LEV = 0x0c14,/* 32 bit Receive MAC FIFO Level */
  492. RX_MFF_CTRL1 = 0x0c18,/* 16 bit Receive MAC FIFO Control Reg 1*/
  493. RX_MFF_STAT_TO = 0x0c1a,/* 8 bit Receive MAC Status Timeout */
  494. RX_MFF_TIST_TO = 0x0c1b,/* 8 bit Receive MAC Time Stamp Timeout */
  495. RX_MFF_CTRL2 = 0x0c1c,/* 8 bit Receive MAC FIFO Control Reg 2*/
  496. RX_MFF_TST1 = 0x0c1d,/* 8 bit Receive MAC FIFO Test Reg 1 */
  497. RX_MFF_TST2 = 0x0c1e,/* 8 bit Receive MAC FIFO Test Reg 2 */
  498. RX_LED_INI = 0x0c20,/* 32 bit Receive LED Cnt Init Value */
  499. RX_LED_VAL = 0x0c24,/* 32 bit Receive LED Cnt Current Value */
  500. RX_LED_CTRL = 0x0c28,/* 8 bit Receive LED Cnt Control Reg */
  501. RX_LED_TST = 0x0c29,/* 8 bit Receive LED Cnt Test Register */
  502. LNK_SYNC_INI = 0x0c30,/* 32 bit Link Sync Cnt Init Value */
  503. LNK_SYNC_VAL = 0x0c34,/* 32 bit Link Sync Cnt Current Value */
  504. LNK_SYNC_CTRL = 0x0c38,/* 8 bit Link Sync Cnt Control Register */
  505. LNK_SYNC_TST = 0x0c39,/* 8 bit Link Sync Cnt Test Register */
  506. LNK_LED_REG = 0x0c3c,/* 8 bit Link LED Register */
  507. };
  508. /* Receive and Transmit MAC FIFO Registers (GENESIS only) */
  509. /* RX_MFF_CTRL1 16 bit Receive MAC FIFO Control Reg 1 */
  510. enum {
  511. MFF_ENA_RDY_PAT = 1<<13, /* Enable Ready Patch */
  512. MFF_DIS_RDY_PAT = 1<<12, /* Disable Ready Patch */
  513. MFF_ENA_TIM_PAT = 1<<11, /* Enable Timing Patch */
  514. MFF_DIS_TIM_PAT = 1<<10, /* Disable Timing Patch */
  515. MFF_ENA_ALM_FUL = 1<<9, /* Enable AlmostFull Sign */
  516. MFF_DIS_ALM_FUL = 1<<8, /* Disable AlmostFull Sign */
  517. MFF_ENA_PAUSE = 1<<7, /* Enable Pause Signaling */
  518. MFF_DIS_PAUSE = 1<<6, /* Disable Pause Signaling */
  519. MFF_ENA_FLUSH = 1<<5, /* Enable Frame Flushing */
  520. MFF_DIS_FLUSH = 1<<4, /* Disable Frame Flushing */
  521. MFF_ENA_TIST = 1<<3, /* Enable Time Stamp Gener */
  522. MFF_DIS_TIST = 1<<2, /* Disable Time Stamp Gener */
  523. MFF_CLR_INTIST = 1<<1, /* Clear IRQ No Time Stamp */
  524. MFF_CLR_INSTAT = 1<<0, /* Clear IRQ No Status */
  525. MFF_RX_CTRL_DEF = MFF_ENA_TIM_PAT,
  526. };
  527. /* TX_MFF_CTRL1 16 bit Transmit MAC FIFO Control Reg 1 */
  528. enum {
  529. MFF_CLR_PERR = 1<<15, /* Clear Parity Error IRQ */
  530. MFF_ENA_PKT_REC = 1<<13, /* Enable Packet Recovery */
  531. MFF_DIS_PKT_REC = 1<<12, /* Disable Packet Recovery */
  532. MFF_ENA_W4E = 1<<7, /* Enable Wait for Empty */
  533. MFF_DIS_W4E = 1<<6, /* Disable Wait for Empty */
  534. MFF_ENA_LOOPB = 1<<3, /* Enable Loopback */
  535. MFF_DIS_LOOPB = 1<<2, /* Disable Loopback */
  536. MFF_CLR_MAC_RST = 1<<1, /* Clear XMAC Reset */
  537. MFF_SET_MAC_RST = 1<<0, /* Set XMAC Reset */
  538. MFF_TX_CTRL_DEF = MFF_ENA_PKT_REC | (u16) MFF_ENA_TIM_PAT | MFF_ENA_FLUSH,
  539. };
  540. /* RX_MFF_TST2 8 bit Receive MAC FIFO Test Register 2 */
  541. /* TX_MFF_TST2 8 bit Transmit MAC FIFO Test Register 2 */
  542. enum {
  543. MFF_WSP_T_ON = 1<<6, /* Tx: Write Shadow Ptr TestOn */
  544. MFF_WSP_T_OFF = 1<<5, /* Tx: Write Shadow Ptr TstOff */
  545. MFF_WSP_INC = 1<<4, /* Tx: Write Shadow Ptr Increment */
  546. MFF_PC_DEC = 1<<3, /* Packet Counter Decrement */
  547. MFF_PC_T_ON = 1<<2, /* Packet Counter Test On */
  548. MFF_PC_T_OFF = 1<<1, /* Packet Counter Test Off */
  549. MFF_PC_INC = 1<<0, /* Packet Counter Increment */
  550. };
  551. /* RX_MFF_TST1 8 bit Receive MAC FIFO Test Register 1 */
  552. /* TX_MFF_TST1 8 bit Transmit MAC FIFO Test Register 1 */
  553. enum {
  554. MFF_WP_T_ON = 1<<6, /* Write Pointer Test On */
  555. MFF_WP_T_OFF = 1<<5, /* Write Pointer Test Off */
  556. MFF_WP_INC = 1<<4, /* Write Pointer Increm */
  557. MFF_RP_T_ON = 1<<2, /* Read Pointer Test On */
  558. MFF_RP_T_OFF = 1<<1, /* Read Pointer Test Off */
  559. MFF_RP_DEC = 1<<0, /* Read Pointer Decrement */
  560. };
  561. /* RX_MFF_CTRL2 8 bit Receive MAC FIFO Control Reg 2 */
  562. /* TX_MFF_CTRL2 8 bit Transmit MAC FIFO Control Reg 2 */
  563. enum {
  564. MFF_ENA_OP_MD = 1<<3, /* Enable Operation Mode */
  565. MFF_DIS_OP_MD = 1<<2, /* Disable Operation Mode */
  566. MFF_RST_CLR = 1<<1, /* Clear MAC FIFO Reset */
  567. MFF_RST_SET = 1<<0, /* Set MAC FIFO Reset */
  568. };
  569. /* Link LED Counter Registers (GENESIS only) */
  570. /* RX_LED_CTRL 8 bit Receive LED Cnt Control Reg */
  571. /* TX_LED_CTRL 8 bit Transmit LED Cnt Control Reg */
  572. /* LNK_SYNC_CTRL 8 bit Link Sync Cnt Control Register */
  573. enum {
  574. LED_START = 1<<2, /* Start Timer */
  575. LED_STOP = 1<<1, /* Stop Timer */
  576. LED_STATE = 1<<0, /* Rx/Tx: LED State, 1=LED on */
  577. };
  578. /* RX_LED_TST 8 bit Receive LED Cnt Test Register */
  579. /* TX_LED_TST 8 bit Transmit LED Cnt Test Register */
  580. /* LNK_SYNC_TST 8 bit Link Sync Cnt Test Register */
  581. enum {
  582. LED_T_ON = 1<<2, /* LED Counter Test mode On */
  583. LED_T_OFF = 1<<1, /* LED Counter Test mode Off */
  584. LED_T_STEP = 1<<0, /* LED Counter Step */
  585. };
  586. /* LNK_LED_REG 8 bit Link LED Register */
  587. enum {
  588. LED_BLK_ON = 1<<5, /* Link LED Blinking On */
  589. LED_BLK_OFF = 1<<4, /* Link LED Blinking Off */
  590. LED_SYNC_ON = 1<<3, /* Use Sync Wire to switch LED */
  591. LED_SYNC_OFF = 1<<2, /* Disable Sync Wire Input */
  592. LED_ON = 1<<1, /* switch LED on */
  593. LED_OFF = 1<<0, /* switch LED off */
  594. };
  595. /* Receive GMAC FIFO (YUKON) */
  596. enum {
  597. RX_GMF_EA = 0x0c40,/* 32 bit Rx GMAC FIFO End Address */
  598. RX_GMF_AF_THR = 0x0c44,/* 32 bit Rx GMAC FIFO Almost Full Thresh. */
  599. RX_GMF_CTRL_T = 0x0c48,/* 32 bit Rx GMAC FIFO Control/Test */
  600. RX_GMF_FL_MSK = 0x0c4c,/* 32 bit Rx GMAC FIFO Flush Mask */
  601. RX_GMF_FL_THR = 0x0c50,/* 32 bit Rx GMAC FIFO Flush Threshold */
  602. RX_GMF_WP = 0x0c60,/* 32 bit Rx GMAC FIFO Write Pointer */
  603. RX_GMF_WLEV = 0x0c68,/* 32 bit Rx GMAC FIFO Write Level */
  604. RX_GMF_RP = 0x0c70,/* 32 bit Rx GMAC FIFO Read Pointer */
  605. RX_GMF_RLEV = 0x0c78,/* 32 bit Rx GMAC FIFO Read Level */
  606. };
  607. /* TXA_TEST 8 bit Tx Arbiter Test Register */
  608. enum {
  609. TXA_INT_T_ON = 1<<5, /* Tx Arb Interval Timer Test On */
  610. TXA_INT_T_OFF = 1<<4, /* Tx Arb Interval Timer Test Off */
  611. TXA_INT_T_STEP = 1<<3, /* Tx Arb Interval Timer Step */
  612. TXA_LIM_T_ON = 1<<2, /* Tx Arb Limit Timer Test On */
  613. TXA_LIM_T_OFF = 1<<1, /* Tx Arb Limit Timer Test Off */
  614. TXA_LIM_T_STEP = 1<<0, /* Tx Arb Limit Timer Step */
  615. };
  616. /* TXA_STAT 8 bit Tx Arbiter Status Register */
  617. enum {
  618. TXA_PRIO_XS = 1<<0, /* sync queue has prio to send */
  619. };
  620. /* Q_BC 32 bit Current Byte Counter */
  621. /* BMU Control Status Registers */
  622. /* B0_R1_CSR 32 bit BMU Ctrl/Stat Rx Queue 1 */
  623. /* B0_R2_CSR 32 bit BMU Ctrl/Stat Rx Queue 2 */
  624. /* B0_XA1_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 1 */
  625. /* B0_XS1_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 1 */
  626. /* B0_XA2_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 2 */
  627. /* B0_XS2_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 2 */
  628. /* Q_CSR 32 bit BMU Control/Status Register */
  629. enum {
  630. CSR_SV_IDLE = 1<<24, /* BMU SM Idle */
  631. CSR_DESC_CLR = 1<<21, /* Clear Reset for Descr */
  632. CSR_DESC_SET = 1<<20, /* Set Reset for Descr */
  633. CSR_FIFO_CLR = 1<<19, /* Clear Reset for FIFO */
  634. CSR_FIFO_SET = 1<<18, /* Set Reset for FIFO */
  635. CSR_HPI_RUN = 1<<17, /* Release HPI SM */
  636. CSR_HPI_RST = 1<<16, /* Reset HPI SM to Idle */
  637. CSR_SV_RUN = 1<<15, /* Release Supervisor SM */
  638. CSR_SV_RST = 1<<14, /* Reset Supervisor SM */
  639. CSR_DREAD_RUN = 1<<13, /* Release Descr Read SM */
  640. CSR_DREAD_RST = 1<<12, /* Reset Descr Read SM */
  641. CSR_DWRITE_RUN = 1<<11, /* Release Descr Write SM */
  642. CSR_DWRITE_RST = 1<<10, /* Reset Descr Write SM */
  643. CSR_TRANS_RUN = 1<<9, /* Release Transfer SM */
  644. CSR_TRANS_RST = 1<<8, /* Reset Transfer SM */
  645. CSR_ENA_POL = 1<<7, /* Enable Descr Polling */
  646. CSR_DIS_POL = 1<<6, /* Disable Descr Polling */
  647. CSR_STOP = 1<<5, /* Stop Rx/Tx Queue */
  648. CSR_START = 1<<4, /* Start Rx/Tx Queue */
  649. CSR_IRQ_CL_P = 1<<3, /* (Rx) Clear Parity IRQ */
  650. CSR_IRQ_CL_B = 1<<2, /* Clear EOB IRQ */
  651. CSR_IRQ_CL_F = 1<<1, /* Clear EOF IRQ */
  652. CSR_IRQ_CL_C = 1<<0, /* Clear ERR IRQ */
  653. };
  654. #define CSR_SET_RESET (CSR_DESC_SET | CSR_FIFO_SET | CSR_HPI_RST |\
  655. CSR_SV_RST | CSR_DREAD_RST | CSR_DWRITE_RST |\
  656. CSR_TRANS_RST)
  657. #define CSR_CLR_RESET (CSR_DESC_CLR | CSR_FIFO_CLR | CSR_HPI_RUN |\
  658. CSR_SV_RUN | CSR_DREAD_RUN | CSR_DWRITE_RUN |\
  659. CSR_TRANS_RUN)
  660. /* Q_F 32 bit Flag Register */
  661. enum {
  662. F_ALM_FULL = 1<<27, /* Rx FIFO: almost full */
  663. F_EMPTY = 1<<27, /* Tx FIFO: empty flag */
  664. F_FIFO_EOF = 1<<26, /* Tag (EOF Flag) bit in FIFO */
  665. F_WM_REACHED = 1<<25, /* Watermark reached */
  666. F_FIFO_LEVEL = 0x1fL<<16, /* Bit 23..16: # of Qwords in FIFO */
  667. F_WATER_MARK = 0x0007ffL, /* Bit 10.. 0: Watermark */
  668. };
  669. /* RAM Buffer Register Offsets, use RB_ADDR(Queue, Offs) to access */
  670. /* RB_START 32 bit RAM Buffer Start Address */
  671. /* RB_END 32 bit RAM Buffer End Address */
  672. /* RB_WP 32 bit RAM Buffer Write Pointer */
  673. /* RB_RP 32 bit RAM Buffer Read Pointer */
  674. /* RB_RX_UTPP 32 bit Rx Upper Threshold, Pause Pack */
  675. /* RB_RX_LTPP 32 bit Rx Lower Threshold, Pause Pack */
  676. /* RB_RX_UTHP 32 bit Rx Upper Threshold, High Prio */
  677. /* RB_RX_LTHP 32 bit Rx Lower Threshold, High Prio */
  678. /* RB_PC 32 bit RAM Buffer Packet Counter */
  679. /* RB_LEV 32 bit RAM Buffer Level Register */
  680. #define RB_MSK 0x0007ffff /* Bit 18.. 0: RAM Buffer Pointer Bits */
  681. /* RB_TST2 8 bit RAM Buffer Test Register 2 */
  682. /* RB_TST1 8 bit RAM Buffer Test Register 1 */
  683. /* RB_CTRL 8 bit RAM Buffer Control Register */
  684. enum {
  685. RB_ENA_STFWD = 1<<5, /* Enable Store & Forward */
  686. RB_DIS_STFWD = 1<<4, /* Disable Store & Forward */
  687. RB_ENA_OP_MD = 1<<3, /* Enable Operation Mode */
  688. RB_DIS_OP_MD = 1<<2, /* Disable Operation Mode */
  689. RB_RST_CLR = 1<<1, /* Clear RAM Buf STM Reset */
  690. RB_RST_SET = 1<<0, /* Set RAM Buf STM Reset */
  691. };
  692. /* Transmit MAC FIFO and Transmit LED Registers (GENESIS only), */
  693. enum {
  694. TX_MFF_EA = 0x0d00,/* 32 bit Transmit MAC FIFO End Address */
  695. TX_MFF_WP = 0x0d04,/* 32 bit Transmit MAC FIFO WR Pointer */
  696. TX_MFF_WSP = 0x0d08,/* 32 bit Transmit MAC FIFO WR Shadow Ptr */
  697. TX_MFF_RP = 0x0d0c,/* 32 bit Transmit MAC FIFO RD Pointer */
  698. TX_MFF_PC = 0x0d10,/* 32 bit Transmit MAC FIFO Packet Cnt */
  699. TX_MFF_LEV = 0x0d14,/* 32 bit Transmit MAC FIFO Level */
  700. TX_MFF_CTRL1 = 0x0d18,/* 16 bit Transmit MAC FIFO Ctrl Reg 1 */
  701. TX_MFF_WAF = 0x0d1a,/* 8 bit Transmit MAC Wait after flush */
  702. TX_MFF_CTRL2 = 0x0d1c,/* 8 bit Transmit MAC FIFO Ctrl Reg 2 */
  703. TX_MFF_TST1 = 0x0d1d,/* 8 bit Transmit MAC FIFO Test Reg 1 */
  704. TX_MFF_TST2 = 0x0d1e,/* 8 bit Transmit MAC FIFO Test Reg 2 */
  705. TX_LED_INI = 0x0d20,/* 32 bit Transmit LED Cnt Init Value */
  706. TX_LED_VAL = 0x0d24,/* 32 bit Transmit LED Cnt Current Val */
  707. TX_LED_CTRL = 0x0d28,/* 8 bit Transmit LED Cnt Control Reg */
  708. TX_LED_TST = 0x0d29,/* 8 bit Transmit LED Cnt Test Reg */
  709. };
  710. /* Counter and Timer constants, for a host clock of 62.5 MHz */
  711. #define SK_XMIT_DUR 0x002faf08UL /* 50 ms */
  712. #define SK_BLK_DUR 0x01dcd650UL /* 500 ms */
  713. #define SK_DPOLL_DEF 0x00ee6b28UL /* 250 ms at 62.5 MHz */
  714. #define SK_DPOLL_MAX 0x00ffffffUL /* 268 ms at 62.5 MHz */
  715. /* 215 ms at 78.12 MHz */
  716. #define SK_FACT_62 100 /* is given in percent */
  717. #define SK_FACT_53 85 /* on GENESIS: 53.12 MHz */
  718. #define SK_FACT_78 125 /* on YUKON: 78.12 MHz */
  719. /* Transmit GMAC FIFO (YUKON only) */
  720. enum {
  721. TX_GMF_EA = 0x0d40,/* 32 bit Tx GMAC FIFO End Address */
  722. TX_GMF_AE_THR = 0x0d44,/* 32 bit Tx GMAC FIFO Almost Empty Thresh.*/
  723. TX_GMF_CTRL_T = 0x0d48,/* 32 bit Tx GMAC FIFO Control/Test */
  724. TX_GMF_WP = 0x0d60,/* 32 bit Tx GMAC FIFO Write Pointer */
  725. TX_GMF_WSP = 0x0d64,/* 32 bit Tx GMAC FIFO Write Shadow Ptr. */
  726. TX_GMF_WLEV = 0x0d68,/* 32 bit Tx GMAC FIFO Write Level */
  727. TX_GMF_RP = 0x0d70,/* 32 bit Tx GMAC FIFO Read Pointer */
  728. TX_GMF_RSTP = 0x0d74,/* 32 bit Tx GMAC FIFO Restart Pointer */
  729. TX_GMF_RLEV = 0x0d78,/* 32 bit Tx GMAC FIFO Read Level */
  730. /* Descriptor Poll Timer Registers */
  731. B28_DPT_INI = 0x0e00,/* 24 bit Descriptor Poll Timer Init Val */
  732. B28_DPT_VAL = 0x0e04,/* 24 bit Descriptor Poll Timer Curr Val */
  733. B28_DPT_CTRL = 0x0e08,/* 8 bit Descriptor Poll Timer Ctrl Reg */
  734. B28_DPT_TST = 0x0e0a,/* 8 bit Descriptor Poll Timer Test Reg */
  735. /* Time Stamp Timer Registers (YUKON only) */
  736. GMAC_TI_ST_VAL = 0x0e14,/* 32 bit Time Stamp Timer Curr Val */
  737. GMAC_TI_ST_CTRL = 0x0e18,/* 8 bit Time Stamp Timer Ctrl Reg */
  738. GMAC_TI_ST_TST = 0x0e1a,/* 8 bit Time Stamp Timer Test Reg */
  739. };
  740. enum {
  741. LINKLED_OFF = 0x01,
  742. LINKLED_ON = 0x02,
  743. LINKLED_LINKSYNC_OFF = 0x04,
  744. LINKLED_LINKSYNC_ON = 0x08,
  745. LINKLED_BLINK_OFF = 0x10,
  746. LINKLED_BLINK_ON = 0x20,
  747. };
  748. /* GMAC and GPHY Control Registers (YUKON only) */
  749. enum {
  750. GMAC_CTRL = 0x0f00,/* 32 bit GMAC Control Reg */
  751. GPHY_CTRL = 0x0f04,/* 32 bit GPHY Control Reg */
  752. GMAC_IRQ_SRC = 0x0f08,/* 8 bit GMAC Interrupt Source Reg */
  753. GMAC_IRQ_MSK = 0x0f0c,/* 8 bit GMAC Interrupt Mask Reg */
  754. GMAC_LINK_CTRL = 0x0f10,/* 16 bit Link Control Reg */
  755. /* Wake-up Frame Pattern Match Control Registers (YUKON only) */
  756. WOL_REG_OFFS = 0x20,/* HW-Bug: Address is + 0x20 against spec. */
  757. WOL_CTRL_STAT = 0x0f20,/* 16 bit WOL Control/Status Reg */
  758. WOL_MATCH_CTL = 0x0f22,/* 8 bit WOL Match Control Reg */
  759. WOL_MATCH_RES = 0x0f23,/* 8 bit WOL Match Result Reg */
  760. WOL_MAC_ADDR = 0x0f24,/* 32 bit WOL MAC Address */
  761. WOL_PATT_RPTR = 0x0f2c,/* 8 bit WOL Pattern Read Pointer */
  762. /* WOL Pattern Length Registers (YUKON only) */
  763. WOL_PATT_LEN_LO = 0x0f30,/* 32 bit WOL Pattern Length 3..0 */
  764. WOL_PATT_LEN_HI = 0x0f34,/* 24 bit WOL Pattern Length 6..4 */
  765. /* WOL Pattern Counter Registers (YUKON only) */
  766. WOL_PATT_CNT_0 = 0x0f38,/* 32 bit WOL Pattern Counter 3..0 */
  767. WOL_PATT_CNT_4 = 0x0f3c,/* 24 bit WOL Pattern Counter 6..4 */
  768. };
  769. #define WOL_REGS(port, x) (x + (port)*0x80)
  770. enum {
  771. WOL_PATT_RAM_1 = 0x1000,/* WOL Pattern RAM Link 1 */
  772. WOL_PATT_RAM_2 = 0x1400,/* WOL Pattern RAM Link 2 */
  773. };
  774. #define WOL_PATT_RAM_BASE(port) (WOL_PATT_RAM_1 + (port)*0x400)
  775. enum {
  776. BASE_XMAC_1 = 0x2000,/* XMAC 1 registers */
  777. BASE_GMAC_1 = 0x2800,/* GMAC 1 registers */
  778. BASE_XMAC_2 = 0x3000,/* XMAC 2 registers */
  779. BASE_GMAC_2 = 0x3800,/* GMAC 2 registers */
  780. };
  781. /*
  782. * Receive Frame Status Encoding
  783. */
  784. enum {
  785. XMR_FS_LEN = 0x3fff<<18, /* Bit 31..18: Rx Frame Length */
  786. XMR_FS_LEN_SHIFT = 18,
  787. XMR_FS_2L_VLAN = 1<<17, /* Bit 17: tagged wh 2Lev VLAN ID*/
  788. XMR_FS_1_VLAN = 1<<16, /* Bit 16: tagged wh 1ev VLAN ID*/
  789. XMR_FS_BC = 1<<15, /* Bit 15: Broadcast Frame */
  790. XMR_FS_MC = 1<<14, /* Bit 14: Multicast Frame */
  791. XMR_FS_UC = 1<<13, /* Bit 13: Unicast Frame */
  792. XMR_FS_BURST = 1<<11, /* Bit 11: Burst Mode */
  793. XMR_FS_CEX_ERR = 1<<10, /* Bit 10: Carrier Ext. Error */
  794. XMR_FS_802_3 = 1<<9, /* Bit 9: 802.3 Frame */
  795. XMR_FS_COL_ERR = 1<<8, /* Bit 8: Collision Error */
  796. XMR_FS_CAR_ERR = 1<<7, /* Bit 7: Carrier Event Error */
  797. XMR_FS_LEN_ERR = 1<<6, /* Bit 6: In-Range Length Error */
  798. XMR_FS_FRA_ERR = 1<<5, /* Bit 5: Framing Error */
  799. XMR_FS_RUNT = 1<<4, /* Bit 4: Runt Frame */
  800. XMR_FS_LNG_ERR = 1<<3, /* Bit 3: Giant (Jumbo) Frame */
  801. XMR_FS_FCS_ERR = 1<<2, /* Bit 2: Frame Check Sequ Err */
  802. XMR_FS_ERR = 1<<1, /* Bit 1: Frame Error */
  803. XMR_FS_MCTRL = 1<<0, /* Bit 0: MAC Control Packet */
  804. /*
  805. * XMR_FS_ERR will be set if
  806. * XMR_FS_FCS_ERR, XMR_FS_LNG_ERR, XMR_FS_RUNT,
  807. * XMR_FS_FRA_ERR, XMR_FS_LEN_ERR, or XMR_FS_CEX_ERR
  808. * is set. XMR_FS_LNG_ERR and XMR_FS_LEN_ERR will issue
  809. * XMR_FS_ERR unless the corresponding bit in the Receive Command
  810. * Register is set.
  811. */
  812. };
  813. /*
  814. ,* XMAC-PHY Registers, indirect addressed over the XMAC
  815. */
  816. enum {
  817. PHY_XMAC_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
  818. PHY_XMAC_STAT = 0x01,/* 16 bit r/w PHY Status Register */
  819. PHY_XMAC_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
  820. PHY_XMAC_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
  821. PHY_XMAC_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
  822. PHY_XMAC_AUNE_LP = 0x05,/* 16 bit r/o Link Partner Abi Reg */
  823. PHY_XMAC_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
  824. PHY_XMAC_NEPG = 0x07,/* 16 bit r/w Next Page Register */
  825. PHY_XMAC_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
  826. PHY_XMAC_EXT_STAT = 0x0f,/* 16 bit r/o Ext Status Register */
  827. PHY_XMAC_RES_ABI = 0x10,/* 16 bit r/o PHY Resolved Ability */
  828. };
  829. /*
  830. * Broadcom-PHY Registers, indirect addressed over XMAC
  831. */
  832. enum {
  833. PHY_BCOM_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
  834. PHY_BCOM_STAT = 0x01,/* 16 bit r/o PHY Status Register */
  835. PHY_BCOM_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
  836. PHY_BCOM_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
  837. PHY_BCOM_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
  838. PHY_BCOM_AUNE_LP = 0x05,/* 16 bit r/o Link Part Ability Reg */
  839. PHY_BCOM_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
  840. PHY_BCOM_NEPG = 0x07,/* 16 bit r/w Next Page Register */
  841. PHY_BCOM_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
  842. /* Broadcom-specific registers */
  843. PHY_BCOM_1000T_CTRL = 0x09,/* 16 bit r/w 1000Base-T Control Reg */
  844. PHY_BCOM_1000T_STAT = 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
  845. PHY_BCOM_EXT_STAT = 0x0f,/* 16 bit r/o Extended Status Reg */
  846. PHY_BCOM_P_EXT_CTRL = 0x10,/* 16 bit r/w PHY Extended Ctrl Reg */
  847. PHY_BCOM_P_EXT_STAT = 0x11,/* 16 bit r/o PHY Extended Stat Reg */
  848. PHY_BCOM_RE_CTR = 0x12,/* 16 bit r/w Receive Error Counter */
  849. PHY_BCOM_FC_CTR = 0x13,/* 16 bit r/w False Carrier Sense Cnt */
  850. PHY_BCOM_RNO_CTR = 0x14,/* 16 bit r/w Receiver NOT_OK Cnt */
  851. PHY_BCOM_AUX_CTRL = 0x18,/* 16 bit r/w Auxiliary Control Reg */
  852. PHY_BCOM_AUX_STAT = 0x19,/* 16 bit r/o Auxiliary Stat Summary */
  853. PHY_BCOM_INT_STAT = 0x1a,/* 16 bit r/o Interrupt Status Reg */
  854. PHY_BCOM_INT_MASK = 0x1b,/* 16 bit r/w Interrupt Mask Reg */
  855. };
  856. /*
  857. * Marvel-PHY Registers, indirect addressed over GMAC
  858. */
  859. enum {
  860. PHY_MARV_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
  861. PHY_MARV_STAT = 0x01,/* 16 bit r/o PHY Status Register */
  862. PHY_MARV_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
  863. PHY_MARV_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
  864. PHY_MARV_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
  865. PHY_MARV_AUNE_LP = 0x05,/* 16 bit r/o Link Part Ability Reg */
  866. PHY_MARV_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
  867. PHY_MARV_NEPG = 0x07,/* 16 bit r/w Next Page Register */
  868. PHY_MARV_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
  869. /* Marvel-specific registers */
  870. PHY_MARV_1000T_CTRL = 0x09,/* 16 bit r/w 1000Base-T Control Reg */
  871. PHY_MARV_1000T_STAT = 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
  872. PHY_MARV_EXT_STAT = 0x0f,/* 16 bit r/o Extended Status Reg */
  873. PHY_MARV_PHY_CTRL = 0x10,/* 16 bit r/w PHY Specific Ctrl Reg */
  874. PHY_MARV_PHY_STAT = 0x11,/* 16 bit r/o PHY Specific Stat Reg */
  875. PHY_MARV_INT_MASK = 0x12,/* 16 bit r/w Interrupt Mask Reg */
  876. PHY_MARV_INT_STAT = 0x13,/* 16 bit r/o Interrupt Status Reg */
  877. PHY_MARV_EXT_CTRL = 0x14,/* 16 bit r/w Ext. PHY Specific Ctrl */
  878. PHY_MARV_RXE_CNT = 0x15,/* 16 bit r/w Receive Error Counter */
  879. PHY_MARV_EXT_ADR = 0x16,/* 16 bit r/w Ext. Ad. for Cable Diag. */
  880. PHY_MARV_PORT_IRQ = 0x17,/* 16 bit r/o Port 0 IRQ (88E1111 only) */
  881. PHY_MARV_LED_CTRL = 0x18,/* 16 bit r/w LED Control Reg */
  882. PHY_MARV_LED_OVER = 0x19,/* 16 bit r/w Manual LED Override Reg */
  883. PHY_MARV_EXT_CTRL_2 = 0x1a,/* 16 bit r/w Ext. PHY Specific Ctrl 2 */
  884. PHY_MARV_EXT_P_STAT = 0x1b,/* 16 bit r/w Ext. PHY Spec. Stat Reg */
  885. PHY_MARV_CABLE_DIAG = 0x1c,/* 16 bit r/o Cable Diagnostic Reg */
  886. PHY_MARV_PAGE_ADDR = 0x1d,/* 16 bit r/w Extended Page Address Reg */
  887. PHY_MARV_PAGE_DATA = 0x1e,/* 16 bit r/w Extended Page Data Reg */
  888. /* for 10/100 Fast Ethernet PHY (88E3082 only) */
  889. PHY_MARV_FE_LED_PAR = 0x16,/* 16 bit r/w LED Parallel Select Reg. */
  890. PHY_MARV_FE_LED_SER = 0x17,/* 16 bit r/w LED Stream Select S. LED */
  891. PHY_MARV_FE_VCT_TX = 0x1a,/* 16 bit r/w VCT Reg. for TXP/N Pins */
  892. PHY_MARV_FE_VCT_RX = 0x1b,/* 16 bit r/o VCT Reg. for RXP/N Pins */
  893. PHY_MARV_FE_SPEC_2 = 0x1c,/* 16 bit r/w Specific Control Reg. 2 */
  894. };
  895. enum {
  896. PHY_CT_RESET = 1<<15, /* Bit 15: (sc) clear all PHY related regs */
  897. PHY_CT_LOOP = 1<<14, /* Bit 14: enable Loopback over PHY */
  898. PHY_CT_SPS_LSB = 1<<13, /* Bit 13: Speed select, lower bit */
  899. PHY_CT_ANE = 1<<12, /* Bit 12: Auto-Negotiation Enabled */
  900. PHY_CT_PDOWN = 1<<11, /* Bit 11: Power Down Mode */
  901. PHY_CT_ISOL = 1<<10, /* Bit 10: Isolate Mode */
  902. PHY_CT_RE_CFG = 1<<9, /* Bit 9: (sc) Restart Auto-Negotiation */
  903. PHY_CT_DUP_MD = 1<<8, /* Bit 8: Duplex Mode */
  904. PHY_CT_COL_TST = 1<<7, /* Bit 7: Collision Test enabled */
  905. PHY_CT_SPS_MSB = 1<<6, /* Bit 6: Speed select, upper bit */
  906. };
  907. enum {
  908. PHY_CT_SP1000 = PHY_CT_SPS_MSB, /* enable speed of 1000 Mbps */
  909. PHY_CT_SP100 = PHY_CT_SPS_LSB, /* enable speed of 100 Mbps */
  910. PHY_CT_SP10 = 0, /* enable speed of 10 Mbps */
  911. };
  912. enum {
  913. PHY_ST_EXT_ST = 1<<8, /* Bit 8: Extended Status Present */
  914. PHY_ST_PRE_SUP = 1<<6, /* Bit 6: Preamble Suppression */
  915. PHY_ST_AN_OVER = 1<<5, /* Bit 5: Auto-Negotiation Over */
  916. PHY_ST_REM_FLT = 1<<4, /* Bit 4: Remote Fault Condition Occured */
  917. PHY_ST_AN_CAP = 1<<3, /* Bit 3: Auto-Negotiation Capability */
  918. PHY_ST_LSYNC = 1<<2, /* Bit 2: Link Synchronized */
  919. PHY_ST_JAB_DET = 1<<1, /* Bit 1: Jabber Detected */
  920. PHY_ST_EXT_REG = 1<<0, /* Bit 0: Extended Register available */
  921. };
  922. enum {
  923. PHY_I1_OUI_MSK = 0x3f<<10, /* Bit 15..10: Organization Unique ID */
  924. PHY_I1_MOD_NUM = 0x3f<<4, /* Bit 9.. 4: Model Number */
  925. PHY_I1_REV_MSK = 0xf, /* Bit 3.. 0: Revision Number */
  926. };
  927. /* different Broadcom PHY Ids */
  928. enum {
  929. PHY_BCOM_ID1_A1 = 0x6041,
  930. PHY_BCOM_ID1_B2 = 0x6043,
  931. PHY_BCOM_ID1_C0 = 0x6044,
  932. PHY_BCOM_ID1_C5 = 0x6047,
  933. };
  934. /* different Marvell PHY Ids */
  935. enum {
  936. PHY_MARV_ID0_VAL= 0x0141, /* Marvell Unique Identifier */
  937. PHY_MARV_ID1_B0 = 0x0C23, /* Yukon (PHY 88E1011) */
  938. PHY_MARV_ID1_B2 = 0x0C25, /* Yukon-Plus (PHY 88E1011) */
  939. PHY_MARV_ID1_C2 = 0x0CC2, /* Yukon-EC (PHY 88E1111) */
  940. PHY_MARV_ID1_Y2 = 0x0C91, /* Yukon-2 (PHY 88E1112) */
  941. };
  942. /* Advertisement register bits */
  943. enum {
  944. PHY_AN_NXT_PG = 1<<15, /* Bit 15: Request Next Page */
  945. PHY_AN_ACK = 1<<14, /* Bit 14: (ro) Acknowledge Received */
  946. PHY_AN_RF = 1<<13, /* Bit 13: Remote Fault Bits */
  947. PHY_AN_PAUSE_ASYM = 1<<11,/* Bit 11: Try for asymmetric */
  948. PHY_AN_PAUSE_CAP = 1<<10, /* Bit 10: Try for pause */
  949. PHY_AN_100BASE4 = 1<<9, /* Bit 9: Try for 100mbps 4k packets */
  950. PHY_AN_100FULL = 1<<8, /* Bit 8: Try for 100mbps full-duplex */
  951. PHY_AN_100HALF = 1<<7, /* Bit 7: Try for 100mbps half-duplex */
  952. PHY_AN_10FULL = 1<<6, /* Bit 6: Try for 10mbps full-duplex */
  953. PHY_AN_10HALF = 1<<5, /* Bit 5: Try for 10mbps half-duplex */
  954. PHY_AN_CSMA = 1<<0, /* Bit 0: Only selector supported */
  955. PHY_AN_SEL = 0x1f, /* Bit 4..0: Selector Field, 00001=Ethernet*/
  956. PHY_AN_FULL = PHY_AN_100FULL | PHY_AN_10FULL | PHY_AN_CSMA,
  957. PHY_AN_ALL = PHY_AN_10HALF | PHY_AN_10FULL |
  958. PHY_AN_100HALF | PHY_AN_100FULL,
  959. };
  960. /* Xmac Specific */
  961. enum {
  962. PHY_X_AN_NXT_PG = 1<<15, /* Bit 15: Request Next Page */
  963. PHY_X_AN_ACK = 1<<14, /* Bit 14: (ro) Acknowledge Received */
  964. PHY_X_AN_RFB = 3<<12,/* Bit 13..12: Remote Fault Bits */
  965. PHY_X_AN_PAUSE = 3<<7,/* Bit 8.. 7: Pause Bits */
  966. PHY_X_AN_HD = 1<<6, /* Bit 6: Half Duplex */
  967. PHY_X_AN_FD = 1<<5, /* Bit 5: Full Duplex */
  968. };
  969. /* Pause Bits (PHY_X_AN_PAUSE and PHY_X_RS_PAUSE) encoding */
  970. enum {
  971. PHY_X_P_NO_PAUSE= 0<<7,/* Bit 8..7: no Pause Mode */
  972. PHY_X_P_SYM_MD = 1<<7, /* Bit 8..7: symmetric Pause Mode */
  973. PHY_X_P_ASYM_MD = 2<<7,/* Bit 8..7: asymmetric Pause Mode */
  974. PHY_X_P_BOTH_MD = 3<<7,/* Bit 8..7: both Pause Mode */
  975. };
  976. /***** PHY_XMAC_EXT_STAT 16 bit r/w Extended Status Register *****/
  977. enum {
  978. PHY_X_EX_FD = 1<<15, /* Bit 15: Device Supports Full Duplex */
  979. PHY_X_EX_HD = 1<<14, /* Bit 14: Device Supports Half Duplex */
  980. };
  981. /***** PHY_XMAC_RES_ABI 16 bit r/o PHY Resolved Ability *****/
  982. enum {
  983. PHY_X_RS_PAUSE = 3<<7, /* Bit 8..7: selected Pause Mode */
  984. PHY_X_RS_HD = 1<<6, /* Bit 6: Half Duplex Mode selected */
  985. PHY_X_RS_FD = 1<<5, /* Bit 5: Full Duplex Mode selected */
  986. PHY_X_RS_ABLMIS = 1<<4, /* Bit 4: duplex or pause cap mismatch */
  987. PHY_X_RS_PAUMIS = 1<<3, /* Bit 3: pause capability mismatch */
  988. };
  989. /* Remote Fault Bits (PHY_X_AN_RFB) encoding */
  990. enum {
  991. X_RFB_OK = 0<<12,/* Bit 13..12 No errors, Link OK */
  992. X_RFB_LF = 1<<12,/* Bit 13..12 Link Failure */
  993. X_RFB_OFF = 2<<12,/* Bit 13..12 Offline */
  994. X_RFB_AN_ERR = 3<<12,/* Bit 13..12 Auto-Negotiation Error */
  995. };
  996. /* Broadcom-Specific */
  997. /***** PHY_BCOM_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/
  998. enum {
  999. PHY_B_1000C_TEST = 7<<13,/* Bit 15..13: Test Modes */
  1000. PHY_B_1000C_MSE = 1<<12, /* Bit 12: Master/Slave Enable */
  1001. PHY_B_1000C_MSC = 1<<11, /* Bit 11: M/S Configuration */
  1002. PHY_B_1000C_RD = 1<<10, /* Bit 10: Repeater/DTE */
  1003. PHY_B_1000C_AFD = 1<<9, /* Bit 9: Advertise Full Duplex */
  1004. PHY_B_1000C_AHD = 1<<8, /* Bit 8: Advertise Half Duplex */
  1005. };
  1006. /***** PHY_BCOM_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
  1007. /***** PHY_MARV_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
  1008. enum {
  1009. PHY_B_1000S_MSF = 1<<15, /* Bit 15: Master/Slave Fault */
  1010. PHY_B_1000S_MSR = 1<<14, /* Bit 14: Master/Slave Result */
  1011. PHY_B_1000S_LRS = 1<<13, /* Bit 13: Local Receiver Status */
  1012. PHY_B_1000S_RRS = 1<<12, /* Bit 12: Remote Receiver Status */
  1013. PHY_B_1000S_LP_FD = 1<<11, /* Bit 11: Link Partner can FD */
  1014. PHY_B_1000S_LP_HD = 1<<10, /* Bit 10: Link Partner can HD */
  1015. /* Bit 9..8: reserved */
  1016. PHY_B_1000S_IEC = 0xff, /* Bit 7..0: Idle Error Count */
  1017. };
  1018. /***** PHY_BCOM_EXT_STAT 16 bit r/o Extended Status Register *****/
  1019. enum {
  1020. PHY_B_ES_X_FD_CAP = 1<<15, /* Bit 15: 1000Base-X FD capable */
  1021. PHY_B_ES_X_HD_CAP = 1<<14, /* Bit 14: 1000Base-X HD capable */
  1022. PHY_B_ES_T_FD_CAP = 1<<13, /* Bit 13: 1000Base-T FD capable */
  1023. PHY_B_ES_T_HD_CAP = 1<<12, /* Bit 12: 1000Base-T HD capable */
  1024. };
  1025. /***** PHY_BCOM_P_EXT_CTRL 16 bit r/w PHY Extended Control Reg *****/
  1026. enum {
  1027. PHY_B_PEC_MAC_PHY = 1<<15, /* Bit 15: 10BIT/GMI-Interface */
  1028. PHY_B_PEC_DIS_CROSS = 1<<14, /* Bit 14: Disable MDI Crossover */
  1029. PHY_B_PEC_TX_DIS = 1<<13, /* Bit 13: Tx output Disabled */
  1030. PHY_B_PEC_INT_DIS = 1<<12, /* Bit 12: Interrupts Disabled */
  1031. PHY_B_PEC_F_INT = 1<<11, /* Bit 11: Force Interrupt */
  1032. PHY_B_PEC_BY_45 = 1<<10, /* Bit 10: Bypass 4B5B-Decoder */
  1033. PHY_B_PEC_BY_SCR = 1<<9, /* Bit 9: Bypass Scrambler */
  1034. PHY_B_PEC_BY_MLT3 = 1<<8, /* Bit 8: Bypass MLT3 Encoder */
  1035. PHY_B_PEC_BY_RXA = 1<<7, /* Bit 7: Bypass Rx Alignm. */
  1036. PHY_B_PEC_RES_SCR = 1<<6, /* Bit 6: Reset Scrambler */
  1037. PHY_B_PEC_EN_LTR = 1<<5, /* Bit 5: Ena LED Traffic Mode */
  1038. PHY_B_PEC_LED_ON = 1<<4, /* Bit 4: Force LED's on */
  1039. PHY_B_PEC_LED_OFF = 1<<3, /* Bit 3: Force LED's off */
  1040. PHY_B_PEC_EX_IPG = 1<<2, /* Bit 2: Extend Tx IPG Mode */
  1041. PHY_B_PEC_3_LED = 1<<1, /* Bit 1: Three Link LED mode */
  1042. PHY_B_PEC_HIGH_LA = 1<<0, /* Bit 0: GMII FIFO Elasticy */
  1043. };
  1044. /***** PHY_BCOM_P_EXT_STAT 16 bit r/o PHY Extended Status Reg *****/
  1045. enum {
  1046. PHY_B_PES_CROSS_STAT = 1<<13, /* Bit 13: MDI Crossover Status */
  1047. PHY_B_PES_INT_STAT = 1<<12, /* Bit 12: Interrupt Status */
  1048. PHY_B_PES_RRS = 1<<11, /* Bit 11: Remote Receiver Stat. */
  1049. PHY_B_PES_LRS = 1<<10, /* Bit 10: Local Receiver Stat. */
  1050. PHY_B_PES_LOCKED = 1<<9, /* Bit 9: Locked */
  1051. PHY_B_PES_LS = 1<<8, /* Bit 8: Link Status */
  1052. PHY_B_PES_RF = 1<<7, /* Bit 7: Remote Fault */
  1053. PHY_B_PES_CE_ER = 1<<6, /* Bit 6: Carrier Ext Error */
  1054. PHY_B_PES_BAD_SSD = 1<<5, /* Bit 5: Bad SSD */
  1055. PHY_B_PES_BAD_ESD = 1<<4, /* Bit 4: Bad ESD */
  1056. PHY_B_PES_RX_ER = 1<<3, /* Bit 3: Receive Error */
  1057. PHY_B_PES_TX_ER = 1<<2, /* Bit 2: Transmit Error */
  1058. PHY_B_PES_LOCK_ER = 1<<1, /* Bit 1: Lock Error */
  1059. PHY_B_PES_MLT3_ER = 1<<0, /* Bit 0: MLT3 code Error */
  1060. };
  1061. /* PHY_BCOM_AUNE_ADV 16 bit r/w Auto-Negotiation Advertisement *****/
  1062. /* PHY_BCOM_AUNE_LP 16 bit r/o Link Partner Ability Reg *****/
  1063. enum {
  1064. PHY_B_AN_RF = 1<<13, /* Bit 13: Remote Fault */
  1065. PHY_B_AN_ASP = 1<<11, /* Bit 11: Asymmetric Pause */
  1066. PHY_B_AN_PC = 1<<10, /* Bit 10: Pause Capable */
  1067. };
  1068. /***** PHY_BCOM_FC_CTR 16 bit r/w False Carrier Counter *****/
  1069. enum {
  1070. PHY_B_FC_CTR = 0xff, /* Bit 7..0: False Carrier Counter */
  1071. /***** PHY_BCOM_RNO_CTR 16 bit r/w Receive NOT_OK Counter *****/
  1072. PHY_B_RC_LOC_MSK = 0xff00, /* Bit 15..8: Local Rx NOT_OK cnt */
  1073. PHY_B_RC_REM_MSK = 0x00ff, /* Bit 7..0: Remote Rx NOT_OK cnt */
  1074. /***** PHY_BCOM_AUX_CTRL 16 bit r/w Auxiliary Control Reg *****/
  1075. PHY_B_AC_L_SQE = 1<<15, /* Bit 15: Low Squelch */
  1076. PHY_B_AC_LONG_PACK = 1<<14, /* Bit 14: Rx Long Packets */
  1077. PHY_B_AC_ER_CTRL = 3<<12,/* Bit 13..12: Edgerate Control */
  1078. /* Bit 11: reserved */
  1079. PHY_B_AC_TX_TST = 1<<10, /* Bit 10: Tx test bit, always 1 */
  1080. /* Bit 9.. 8: reserved */
  1081. PHY_B_AC_DIS_PRF = 1<<7, /* Bit 7: dis part resp filter */
  1082. /* Bit 6: reserved */
  1083. PHY_B_AC_DIS_PM = 1<<5, /* Bit 5: dis power management */
  1084. /* Bit 4: reserved */
  1085. PHY_B_AC_DIAG = 1<<3, /* Bit 3: Diagnostic Mode */
  1086. };
  1087. /***** PHY_BCOM_AUX_STAT 16 bit r/o Auxiliary Status Reg *****/
  1088. enum {
  1089. PHY_B_AS_AN_C = 1<<15, /* Bit 15: AutoNeg complete */
  1090. PHY_B_AS_AN_CA = 1<<14, /* Bit 14: AN Complete Ack */
  1091. PHY_B_AS_ANACK_D = 1<<13, /* Bit 13: AN Ack Detect */
  1092. PHY_B_AS_ANAB_D = 1<<12, /* Bit 12: AN Ability Detect */
  1093. PHY_B_AS_NPW = 1<<11, /* Bit 11: AN Next Page Wait */
  1094. PHY_B_AS_AN_RES_MSK = 7<<8,/* Bit 10..8: AN HDC */
  1095. PHY_B_AS_PDF = 1<<7, /* Bit 7: Parallel Detect. Fault */
  1096. PHY_B_AS_RF = 1<<6, /* Bit 6: Remote Fault */
  1097. PHY_B_AS_ANP_R = 1<<5, /* Bit 5: AN Page Received */
  1098. PHY_B_AS_LP_ANAB = 1<<4, /* Bit 4: LP AN Ability */
  1099. PHY_B_AS_LP_NPAB = 1<<3, /* Bit 3: LP Next Page Ability */
  1100. PHY_B_AS_LS = 1<<2, /* Bit 2: Link Status */
  1101. PHY_B_AS_PRR = 1<<1, /* Bit 1: Pause Resolution-Rx */
  1102. PHY_B_AS_PRT = 1<<0, /* Bit 0: Pause Resolution-Tx */
  1103. };
  1104. #define PHY_B_AS_PAUSE_MSK (PHY_B_AS_PRR | PHY_B_AS_PRT)
  1105. /***** PHY_BCOM_INT_STAT 16 bit r/o Interrupt Status Reg *****/
  1106. /***** PHY_BCOM_INT_MASK 16 bit r/w Interrupt Mask Reg *****/
  1107. enum {
  1108. PHY_B_IS_PSE = 1<<14, /* Bit 14: Pair Swap Error */
  1109. PHY_B_IS_MDXI_SC = 1<<13, /* Bit 13: MDIX Status Change */
  1110. PHY_B_IS_HCT = 1<<12, /* Bit 12: counter above 32k */
  1111. PHY_B_IS_LCT = 1<<11, /* Bit 11: counter above 128 */
  1112. PHY_B_IS_AN_PR = 1<<10, /* Bit 10: Page Received */
  1113. PHY_B_IS_NO_HDCL = 1<<9, /* Bit 9: No HCD Link */
  1114. PHY_B_IS_NO_HDC = 1<<8, /* Bit 8: No HCD */
  1115. PHY_B_IS_NEG_USHDC = 1<<7, /* Bit 7: Negotiated Unsup. HCD */
  1116. PHY_B_IS_SCR_S_ER = 1<<6, /* Bit 6: Scrambler Sync Error */
  1117. PHY_B_IS_RRS_CHANGE = 1<<5, /* Bit 5: Remote Rx Stat Change */
  1118. PHY_B_IS_LRS_CHANGE = 1<<4, /* Bit 4: Local Rx Stat Change */
  1119. PHY_B_IS_DUP_CHANGE = 1<<3, /* Bit 3: Duplex Mode Change */
  1120. PHY_B_IS_LSP_CHANGE = 1<<2, /* Bit 2: Link Speed Change */
  1121. PHY_B_IS_LST_CHANGE = 1<<1, /* Bit 1: Link Status Changed */
  1122. PHY_B_IS_CRC_ER = 1<<0, /* Bit 0: CRC Error */
  1123. };
  1124. #define PHY_B_DEF_MSK \
  1125. (~(PHY_B_IS_PSE | PHY_B_IS_AN_PR | PHY_B_IS_DUP_CHANGE | \
  1126. PHY_B_IS_LSP_CHANGE | PHY_B_IS_LST_CHANGE))
  1127. /* Pause Bits (PHY_B_AN_ASP and PHY_B_AN_PC) encoding */
  1128. enum {
  1129. PHY_B_P_NO_PAUSE = 0<<10,/* Bit 11..10: no Pause Mode */
  1130. PHY_B_P_SYM_MD = 1<<10, /* Bit 11..10: symmetric Pause Mode */
  1131. PHY_B_P_ASYM_MD = 2<<10,/* Bit 11..10: asymmetric Pause Mode */
  1132. PHY_B_P_BOTH_MD = 3<<10,/* Bit 11..10: both Pause Mode */
  1133. };
  1134. /*
  1135. * Resolved Duplex mode and Capabilities (Aux Status Summary Reg)
  1136. */
  1137. enum {
  1138. PHY_B_RES_1000FD = 7<<8,/* Bit 10..8: 1000Base-T Full Dup. */
  1139. PHY_B_RES_1000HD = 6<<8,/* Bit 10..8: 1000Base-T Half Dup. */
  1140. };
  1141. /** Marvell-Specific */
  1142. enum {
  1143. PHY_M_AN_NXT_PG = 1<<15, /* Request Next Page */
  1144. PHY_M_AN_ACK = 1<<14, /* (ro) Acknowledge Received */
  1145. PHY_M_AN_RF = 1<<13, /* Remote Fault */
  1146. PHY_M_AN_ASP = 1<<11, /* Asymmetric Pause */
  1147. PHY_M_AN_PC = 1<<10, /* MAC Pause implemented */
  1148. PHY_M_AN_100_T4 = 1<<9, /* Not cap. 100Base-T4 (always 0) */
  1149. PHY_M_AN_100_FD = 1<<8, /* Advertise 100Base-TX Full Duplex */
  1150. PHY_M_AN_100_HD = 1<<7, /* Advertise 100Base-TX Half Duplex */
  1151. PHY_M_AN_10_FD = 1<<6, /* Advertise 10Base-TX Full Duplex */
  1152. PHY_M_AN_10_HD = 1<<5, /* Advertise 10Base-TX Half Duplex */
  1153. PHY_M_AN_SEL_MSK =0x1f<<4, /* Bit 4.. 0: Selector Field Mask */
  1154. };
  1155. /* special defines for FIBER (88E1011S only) */
  1156. enum {
  1157. PHY_M_AN_ASP_X = 1<<8, /* Asymmetric Pause */
  1158. PHY_M_AN_PC_X = 1<<7, /* MAC Pause implemented */
  1159. PHY_M_AN_1000X_AHD = 1<<6, /* Advertise 10000Base-X Half Duplex */
  1160. PHY_M_AN_1000X_AFD = 1<<5, /* Advertise 10000Base-X Full Duplex */
  1161. };
  1162. /* Pause Bits (PHY_M_AN_ASP_X and PHY_M_AN_PC_X) encoding */
  1163. enum {
  1164. PHY_M_P_NO_PAUSE_X = 0<<7,/* Bit 8.. 7: no Pause Mode */
  1165. PHY_M_P_SYM_MD_X = 1<<7, /* Bit 8.. 7: symmetric Pause Mode */
  1166. PHY_M_P_ASYM_MD_X = 2<<7,/* Bit 8.. 7: asymmetric Pause Mode */
  1167. PHY_M_P_BOTH_MD_X = 3<<7,/* Bit 8.. 7: both Pause Mode */
  1168. };
  1169. /***** PHY_MARV_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/
  1170. enum {
  1171. PHY_M_1000C_TEST= 7<<13,/* Bit 15..13: Test Modes */
  1172. PHY_M_1000C_MSE = 1<<12, /* Manual Master/Slave Enable */
  1173. PHY_M_1000C_MSC = 1<<11, /* M/S Configuration (1=Master) */
  1174. PHY_M_1000C_MPD = 1<<10, /* Multi-Port Device */
  1175. PHY_M_1000C_AFD = 1<<9, /* Advertise Full Duplex */
  1176. PHY_M_1000C_AHD = 1<<8, /* Advertise Half Duplex */
  1177. };
  1178. /***** PHY_MARV_PHY_CTRL 16 bit r/w PHY Specific Ctrl Reg *****/
  1179. enum {
  1180. PHY_M_PC_TX_FFD_MSK = 3<<14,/* Bit 15..14: Tx FIFO Depth Mask */
  1181. PHY_M_PC_RX_FFD_MSK = 3<<12,/* Bit 13..12: Rx FIFO Depth Mask */
  1182. PHY_M_PC_ASS_CRS_TX = 1<<11, /* Assert CRS on Transmit */
  1183. PHY_M_PC_FL_GOOD = 1<<10, /* Force Link Good */
  1184. PHY_M_PC_EN_DET_MSK = 3<<8,/* Bit 9.. 8: Energy Detect Mask */
  1185. PHY_M_PC_ENA_EXT_D = 1<<7, /* Enable Ext. Distance (10BT) */
  1186. PHY_M_PC_MDIX_MSK = 3<<5,/* Bit 6.. 5: MDI/MDIX Config. Mask */
  1187. PHY_M_PC_DIS_125CLK = 1<<4, /* Disable 125 CLK */
  1188. PHY_M_PC_MAC_POW_UP = 1<<3, /* MAC Power up */
  1189. PHY_M_PC_SQE_T_ENA = 1<<2, /* SQE Test Enabled */
  1190. PHY_M_PC_POL_R_DIS = 1<<1, /* Polarity Reversal Disabled */
  1191. PHY_M_PC_DIS_JABBER = 1<<0, /* Disable Jabber */
  1192. };
  1193. enum {
  1194. PHY_M_PC_EN_DET = 2<<8, /* Energy Detect (Mode 1) */
  1195. PHY_M_PC_EN_DET_PLUS = 3<<8, /* Energy Detect Plus (Mode 2) */
  1196. };
  1197. #define PHY_M_PC_MDI_XMODE(x) ((((u16)(x)<<5) & PHY_M_PC_MDIX_MSK)
  1198. enum {
  1199. PHY_M_PC_MAN_MDI = 0, /* 00 = Manual MDI configuration */
  1200. PHY_M_PC_MAN_MDIX = 1, /* 01 = Manual MDIX configuration */
  1201. PHY_M_PC_ENA_AUTO = 3, /* 11 = Enable Automatic Crossover */
  1202. };
  1203. /* for 10/100 Fast Ethernet PHY (88E3082 only) */
  1204. enum {
  1205. PHY_M_PC_ENA_DTE_DT = 1<<15, /* Enable Data Terminal Equ. (DTE) Detect */
  1206. PHY_M_PC_ENA_ENE_DT = 1<<14, /* Enable Energy Detect (sense & pulse) */
  1207. PHY_M_PC_DIS_NLP_CK = 1<<13, /* Disable Normal Link Puls (NLP) Check */
  1208. PHY_M_PC_ENA_LIP_NP = 1<<12, /* Enable Link Partner Next Page Reg. */
  1209. PHY_M_PC_DIS_NLP_GN = 1<<11, /* Disable Normal Link Puls Generation */
  1210. PHY_M_PC_DIS_SCRAMB = 1<<9, /* Disable Scrambler */
  1211. PHY_M_PC_DIS_FEFI = 1<<8, /* Disable Far End Fault Indic. (FEFI) */
  1212. PHY_M_PC_SH_TP_SEL = 1<<6, /* Shielded Twisted Pair Select */
  1213. PHY_M_PC_RX_FD_MSK = 3<<2,/* Bit 3.. 2: Rx FIFO Depth Mask */
  1214. };
  1215. /***** PHY_MARV_PHY_STAT 16 bit r/o PHY Specific Status Reg *****/
  1216. enum {
  1217. PHY_M_PS_SPEED_MSK = 3<<14, /* Bit 15..14: Speed Mask */
  1218. PHY_M_PS_SPEED_1000 = 1<<15, /* 10 = 1000 Mbps */
  1219. PHY_M_PS_SPEED_100 = 1<<14, /* 01 = 100 Mbps */
  1220. PHY_M_PS_SPEED_10 = 0, /* 00 = 10 Mbps */
  1221. PHY_M_PS_FULL_DUP = 1<<13, /* Full Duplex */
  1222. PHY_M_PS_PAGE_REC = 1<<12, /* Page Received */
  1223. PHY_M_PS_SPDUP_RES = 1<<11, /* Speed & Duplex Resolved */
  1224. PHY_M_PS_LINK_UP = 1<<10, /* Link Up */
  1225. PHY_M_PS_CABLE_MSK = 7<<7, /* Bit 9.. 7: Cable Length Mask */
  1226. PHY_M_PS_MDI_X_STAT = 1<<6, /* MDI Crossover Stat (1=MDIX) */
  1227. PHY_M_PS_DOWNS_STAT = 1<<5, /* Downshift Status (1=downsh.) */
  1228. PHY_M_PS_ENDET_STAT = 1<<4, /* Energy Detect Status (1=act) */
  1229. PHY_M_PS_TX_P_EN = 1<<3, /* Tx Pause Enabled */
  1230. PHY_M_PS_RX_P_EN = 1<<2, /* Rx Pause Enabled */
  1231. PHY_M_PS_POL_REV = 1<<1, /* Polarity Reversed */
  1232. PHY_M_PS_JABBER = 1<<0, /* Jabber */
  1233. };
  1234. #define PHY_M_PS_PAUSE_MSK (PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)
  1235. /* for 10/100 Fast Ethernet PHY (88E3082 only) */
  1236. enum {
  1237. PHY_M_PS_DTE_DETECT = 1<<15, /* Data Terminal Equipment (DTE) Detected */
  1238. PHY_M_PS_RES_SPEED = 1<<14, /* Resolved Speed (1=100 Mbps, 0=10 Mbps */
  1239. };
  1240. enum {
  1241. PHY_M_IS_AN_ERROR = 1<<15, /* Auto-Negotiation Error */
  1242. PHY_M_IS_LSP_CHANGE = 1<<14, /* Link Speed Changed */
  1243. PHY_M_IS_DUP_CHANGE = 1<<13, /* Duplex Mode Changed */
  1244. PHY_M_IS_AN_PR = 1<<12, /* Page Received */
  1245. PHY_M_IS_AN_COMPL = 1<<11, /* Auto-Negotiation Completed */
  1246. PHY_M_IS_LST_CHANGE = 1<<10, /* Link Status Changed */
  1247. PHY_M_IS_SYMB_ERROR = 1<<9, /* Symbol Error */
  1248. PHY_M_IS_FALSE_CARR = 1<<8, /* False Carrier */
  1249. PHY_M_IS_FIFO_ERROR = 1<<7, /* FIFO Overflow/Underrun Error */
  1250. PHY_M_IS_MDI_CHANGE = 1<<6, /* MDI Crossover Changed */
  1251. PHY_M_IS_DOWNSH_DET = 1<<5, /* Downshift Detected */
  1252. PHY_M_IS_END_CHANGE = 1<<4, /* Energy Detect Changed */
  1253. PHY_M_IS_DTE_CHANGE = 1<<2, /* DTE Power Det. Status Changed */
  1254. PHY_M_IS_POL_CHANGE = 1<<1, /* Polarity Changed */
  1255. PHY_M_IS_JABBER = 1<<0, /* Jabber */
  1256. PHY_M_IS_DEF_MSK = PHY_M_IS_AN_ERROR | PHY_M_IS_LSP_CHANGE |
  1257. PHY_M_IS_LST_CHANGE | PHY_M_IS_FIFO_ERROR,
  1258. PHY_M_IS_AN_MSK = PHY_M_IS_AN_ERROR | PHY_M_IS_AN_COMPL,
  1259. };
  1260. /***** PHY_MARV_EXT_CTRL 16 bit r/w Ext. PHY Specific Ctrl *****/
  1261. enum {
  1262. PHY_M_EC_ENA_BC_EXT = 1<<15, /* Enable Block Carr. Ext. (88E1111 only) */
  1263. PHY_M_EC_ENA_LIN_LB = 1<<14, /* Enable Line Loopback (88E1111 only) */
  1264. PHY_M_EC_DIS_LINK_P = 1<<12, /* Disable Link Pulses (88E1111 only) */
  1265. PHY_M_EC_M_DSC_MSK = 3<<10, /* Bit 11..10: Master Downshift Counter */
  1266. /* (88E1011 only) */
  1267. PHY_M_EC_S_DSC_MSK = 3<<8, /* Bit 9.. 8: Slave Downshift Counter */
  1268. /* (88E1011 only) */
  1269. PHY_M_EC_M_DSC_MSK2 = 7<<9, /* Bit 11.. 9: Master Downshift Counter */
  1270. /* (88E1111 only) */
  1271. PHY_M_EC_DOWN_S_ENA = 1<<8, /* Downshift Enable (88E1111 only) */
  1272. /* !!! Errata in spec. (1 = disable) */
  1273. PHY_M_EC_RX_TIM_CT = 1<<7, /* RGMII Rx Timing Control*/
  1274. PHY_M_EC_MAC_S_MSK = 7<<4, /* Bit 6.. 4: Def. MAC interface speed */
  1275. PHY_M_EC_FIB_AN_ENA = 1<<3, /* Fiber Auto-Neg. Enable (88E1011S only) */
  1276. PHY_M_EC_DTE_D_ENA = 1<<2, /* DTE Detect Enable (88E1111 only) */
  1277. PHY_M_EC_TX_TIM_CT = 1<<1, /* RGMII Tx Timing Control */
  1278. PHY_M_EC_TRANS_DIS = 1<<0, /* Transmitter Disable (88E1111 only) */};
  1279. #define PHY_M_EC_M_DSC(x) ((u16)(x)<<10) /* 00=1x; 01=2x; 10=3x; 11=4x */
  1280. #define PHY_M_EC_S_DSC(x) ((u16)(x)<<8) /* 00=dis; 01=1x; 10=2x; 11=3x */
  1281. #define PHY_M_EC_MAC_S(x) ((u16)(x)<<4) /* 01X=0; 110=2.5; 111=25 (MHz) */
  1282. #define PHY_M_EC_M_DSC_2(x) ((u16)(x)<<9) /* 000=1x; 001=2x; 010=3x; 011=4x */
  1283. /* 100=5x; 101=6x; 110=7x; 111=8x */
  1284. enum {
  1285. MAC_TX_CLK_0_MHZ = 2,
  1286. MAC_TX_CLK_2_5_MHZ = 6,
  1287. MAC_TX_CLK_25_MHZ = 7,
  1288. };
  1289. /***** PHY_MARV_LED_CTRL 16 bit r/w LED Control Reg *****/
  1290. enum {
  1291. PHY_M_LEDC_DIS_LED = 1<<15, /* Disable LED */
  1292. PHY_M_LEDC_PULS_MSK = 7<<12,/* Bit 14..12: Pulse Stretch Mask */
  1293. PHY_M_LEDC_F_INT = 1<<11, /* Force Interrupt */
  1294. PHY_M_LEDC_BL_R_MSK = 7<<8,/* Bit 10.. 8: Blink Rate Mask */
  1295. PHY_M_LEDC_DP_C_LSB = 1<<7, /* Duplex Control (LSB, 88E1111 only) */
  1296. PHY_M_LEDC_TX_C_LSB = 1<<6, /* Tx Control (LSB, 88E1111 only) */
  1297. PHY_M_LEDC_LK_C_MSK = 7<<3,/* Bit 5.. 3: Link Control Mask */
  1298. /* (88E1111 only) */
  1299. };
  1300. #define PHY_M_LED_PULS_DUR(x) (((u16)(x)<<12) & PHY_M_LEDC_PULS_MSK)
  1301. #define PHY_M_LED_BLINK_RT(x) (((u16)(x)<<8) & PHY_M_LEDC_BL_R_MSK)
  1302. enum {
  1303. PHY_M_LEDC_LINK_MSK = 3<<3, /* Bit 4.. 3: Link Control Mask */
  1304. /* (88E1011 only) */
  1305. PHY_M_LEDC_DP_CTRL = 1<<2, /* Duplex Control */
  1306. PHY_M_LEDC_DP_C_MSB = 1<<2, /* Duplex Control (MSB, 88E1111 only) */
  1307. PHY_M_LEDC_RX_CTRL = 1<<1, /* Rx Activity / Link */
  1308. PHY_M_LEDC_TX_CTRL = 1<<0, /* Tx Activity / Link */
  1309. PHY_M_LEDC_TX_C_MSB = 1<<0, /* Tx Control (MSB, 88E1111 only) */
  1310. };
  1311. enum {
  1312. PULS_NO_STR = 0, /* no pulse stretching */
  1313. PULS_21MS = 1, /* 21 ms to 42 ms */
  1314. PULS_42MS = 2, /* 42 ms to 84 ms */
  1315. PULS_84MS = 3, /* 84 ms to 170 ms */
  1316. PULS_170MS = 4, /* 170 ms to 340 ms */
  1317. PULS_340MS = 5, /* 340 ms to 670 ms */
  1318. PULS_670MS = 6, /* 670 ms to 1.3 s */
  1319. PULS_1300MS = 7, /* 1.3 s to 2.7 s */
  1320. };
  1321. enum {
  1322. BLINK_42MS = 0, /* 42 ms */
  1323. BLINK_84MS = 1, /* 84 ms */
  1324. BLINK_170MS = 2, /* 170 ms */
  1325. BLINK_340MS = 3, /* 340 ms */
  1326. BLINK_670MS = 4, /* 670 ms */
  1327. };
  1328. /***** PHY_MARV_LED_OVER 16 bit r/w Manual LED Override Reg *****/
  1329. #define PHY_M_LED_MO_SGMII(x) ((x)<<14) /* Bit 15..14: SGMII AN Timer */
  1330. /* Bit 13..12: reserved */
  1331. #define PHY_M_LED_MO_DUP(x) ((x)<<10) /* Bit 11..10: Duplex */
  1332. #define PHY_M_LED_MO_10(x) ((x)<<8) /* Bit 9.. 8: Link 10 */
  1333. #define PHY_M_LED_MO_100(x) ((x)<<6) /* Bit 7.. 6: Link 100 */
  1334. #define PHY_M_LED_MO_1000(x) ((x)<<4) /* Bit 5.. 4: Link 1000 */
  1335. #define PHY_M_LED_MO_RX(x) ((x)<<2) /* Bit 3.. 2: Rx */
  1336. #define PHY_M_LED_MO_TX(x) ((x)<<0) /* Bit 1.. 0: Tx */
  1337. enum {
  1338. MO_LED_NORM = 0,
  1339. MO_LED_BLINK = 1,
  1340. MO_LED_OFF = 2,
  1341. MO_LED_ON = 3,
  1342. };
  1343. /***** PHY_MARV_EXT_CTRL_2 16 bit r/w Ext. PHY Specific Ctrl 2 *****/
  1344. enum {
  1345. PHY_M_EC2_FI_IMPED = 1<<6, /* Fiber Input Impedance */
  1346. PHY_M_EC2_FO_IMPED = 1<<5, /* Fiber Output Impedance */
  1347. PHY_M_EC2_FO_M_CLK = 1<<4, /* Fiber Mode Clock Enable */
  1348. PHY_M_EC2_FO_BOOST = 1<<3, /* Fiber Output Boost */
  1349. PHY_M_EC2_FO_AM_MSK = 7, /* Bit 2.. 0: Fiber Output Amplitude */
  1350. };
  1351. /***** PHY_MARV_EXT_P_STAT 16 bit r/w Ext. PHY Specific Status *****/
  1352. enum {
  1353. PHY_M_FC_AUTO_SEL = 1<<15, /* Fiber/Copper Auto Sel. Dis. */
  1354. PHY_M_FC_AN_REG_ACC = 1<<14, /* Fiber/Copper AN Reg. Access */
  1355. PHY_M_FC_RESOLUTION = 1<<13, /* Fiber/Copper Resolution */
  1356. PHY_M_SER_IF_AN_BP = 1<<12, /* Ser. IF AN Bypass Enable */
  1357. PHY_M_SER_IF_BP_ST = 1<<11, /* Ser. IF AN Bypass Status */
  1358. PHY_M_IRQ_POLARITY = 1<<10, /* IRQ polarity */
  1359. PHY_M_DIS_AUT_MED = 1<<9, /* Disable Aut. Medium Reg. Selection */
  1360. /* (88E1111 only) */
  1361. /* Bit 9.. 4: reserved (88E1011 only) */
  1362. PHY_M_UNDOC1 = 1<<7, /* undocumented bit !! */
  1363. PHY_M_DTE_POW_STAT = 1<<4, /* DTE Power Status (88E1111 only) */
  1364. PHY_M_MODE_MASK = 0xf, /* Bit 3.. 0: copy of HWCFG MODE[3:0] */
  1365. };
  1366. /***** PHY_MARV_CABLE_DIAG 16 bit r/o Cable Diagnostic Reg *****/
  1367. enum {
  1368. PHY_M_CABD_ENA_TEST = 1<<15, /* Enable Test (Page 0) */
  1369. PHY_M_CABD_DIS_WAIT = 1<<15, /* Disable Waiting Period (Page 1) */
  1370. /* (88E1111 only) */
  1371. PHY_M_CABD_STAT_MSK = 3<<13, /* Bit 14..13: Status Mask */
  1372. PHY_M_CABD_AMPL_MSK = 0x1f<<8, /* Bit 12.. 8: Amplitude Mask */
  1373. /* (88E1111 only) */
  1374. PHY_M_CABD_DIST_MSK = 0xff, /* Bit 7.. 0: Distance Mask */
  1375. };
  1376. /* values for Cable Diagnostic Status (11=fail; 00=OK; 10=open; 01=short) */
  1377. enum {
  1378. CABD_STAT_NORMAL= 0,
  1379. CABD_STAT_SHORT = 1,
  1380. CABD_STAT_OPEN = 2,
  1381. CABD_STAT_FAIL = 3,
  1382. };
  1383. /* for 10/100 Fast Ethernet PHY (88E3082 only) */
  1384. /***** PHY_MARV_FE_LED_PAR 16 bit r/w LED Parallel Select Reg. *****/
  1385. /* Bit 15..12: reserved (used internally) */
  1386. enum {
  1387. PHY_M_FELP_LED2_MSK = 0xf<<8, /* Bit 11.. 8: LED2 Mask (LINK) */
  1388. PHY_M_FELP_LED1_MSK = 0xf<<4, /* Bit 7.. 4: LED1 Mask (ACT) */
  1389. PHY_M_FELP_LED0_MSK = 0xf, /* Bit 3.. 0: LED0 Mask (SPEED) */
  1390. };
  1391. #define PHY_M_FELP_LED2_CTRL(x) (((x)<<8) & PHY_M_FELP_LED2_MSK)
  1392. #define PHY_M_FELP_LED1_CTRL(x) (((x)<<4) & PHY_M_FELP_LED1_MSK)
  1393. #define PHY_M_FELP_LED0_CTRL(x) (((x)<<0) & PHY_M_FELP_LED0_MSK)
  1394. enum {
  1395. LED_PAR_CTRL_COLX = 0x00,
  1396. LED_PAR_CTRL_ERROR = 0x01,
  1397. LED_PAR_CTRL_DUPLEX = 0x02,
  1398. LED_PAR_CTRL_DP_COL = 0x03,
  1399. LED_PAR_CTRL_SPEED = 0x04,
  1400. LED_PAR_CTRL_LINK = 0x05,
  1401. LED_PAR_CTRL_TX = 0x06,
  1402. LED_PAR_CTRL_RX = 0x07,
  1403. LED_PAR_CTRL_ACT = 0x08,
  1404. LED_PAR_CTRL_LNK_RX = 0x09,
  1405. LED_PAR_CTRL_LNK_AC = 0x0a,
  1406. LED_PAR_CTRL_ACT_BL = 0x0b,
  1407. LED_PAR_CTRL_TX_BL = 0x0c,
  1408. LED_PAR_CTRL_RX_BL = 0x0d,
  1409. LED_PAR_CTRL_COL_BL = 0x0e,
  1410. LED_PAR_CTRL_INACT = 0x0f
  1411. };
  1412. /*****,PHY_MARV_FE_SPEC_2 16 bit r/w Specific Control Reg. 2 *****/
  1413. enum {
  1414. PHY_M_FESC_DIS_WAIT = 1<<2, /* Disable TDR Waiting Period */
  1415. PHY_M_FESC_ENA_MCLK = 1<<1, /* Enable MAC Rx Clock in sleep mode */
  1416. PHY_M_FESC_SEL_CL_A = 1<<0, /* Select Class A driver (100B-TX) */
  1417. };
  1418. /***** PHY_MARV_PHY_CTRL (page 3) 16 bit r/w LED Control Reg. *****/
  1419. enum {
  1420. PHY_M_LEDC_LOS_MSK = 0xf<<12, /* Bit 15..12: LOS LED Ctrl. Mask */
  1421. PHY_M_LEDC_INIT_MSK = 0xf<<8, /* Bit 11.. 8: INIT LED Ctrl. Mask */
  1422. PHY_M_LEDC_STA1_MSK = 0xf<<4, /* Bit 7.. 4: STAT1 LED Ctrl. Mask */
  1423. PHY_M_LEDC_STA0_MSK = 0xf, /* Bit 3.. 0: STAT0 LED Ctrl. Mask */
  1424. };
  1425. #define PHY_M_LEDC_LOS_CTRL(x) (((x)<<12) & PHY_M_LEDC_LOS_MSK)
  1426. #define PHY_M_LEDC_INIT_CTRL(x) (((x)<<8) & PHY_M_LEDC_INIT_MSK)
  1427. #define PHY_M_LEDC_STA1_CTRL(x) (((x)<<4) & PHY_M_LEDC_STA1_MSK)
  1428. #define PHY_M_LEDC_STA0_CTRL(x) (((x)<<0) & PHY_M_LEDC_STA0_MSK)
  1429. /* GMAC registers */
  1430. /* Port Registers */
  1431. enum {
  1432. GM_GP_STAT = 0x0000, /* 16 bit r/o General Purpose Status */
  1433. GM_GP_CTRL = 0x0004, /* 16 bit r/w General Purpose Control */
  1434. GM_TX_CTRL = 0x0008, /* 16 bit r/w Transmit Control Reg. */
  1435. GM_RX_CTRL = 0x000c, /* 16 bit r/w Receive Control Reg. */
  1436. GM_TX_FLOW_CTRL = 0x0010, /* 16 bit r/w Transmit Flow-Control */
  1437. GM_TX_PARAM = 0x0014, /* 16 bit r/w Transmit Parameter Reg. */
  1438. GM_SERIAL_MODE = 0x0018, /* 16 bit r/w Serial Mode Register */
  1439. /* Source Address Registers */
  1440. GM_SRC_ADDR_1L = 0x001c, /* 16 bit r/w Source Address 1 (low) */
  1441. GM_SRC_ADDR_1M = 0x0020, /* 16 bit r/w Source Address 1 (middle) */
  1442. GM_SRC_ADDR_1H = 0x0024, /* 16 bit r/w Source Address 1 (high) */
  1443. GM_SRC_ADDR_2L = 0x0028, /* 16 bit r/w Source Address 2 (low) */
  1444. GM_SRC_ADDR_2M = 0x002c, /* 16 bit r/w Source Address 2 (middle) */
  1445. GM_SRC_ADDR_2H = 0x0030, /* 16 bit r/w Source Address 2 (high) */
  1446. /* Multicast Address Hash Registers */
  1447. GM_MC_ADDR_H1 = 0x0034, /* 16 bit r/w Multicast Address Hash 1 */
  1448. GM_MC_ADDR_H2 = 0x0038, /* 16 bit r/w Multicast Address Hash 2 */
  1449. GM_MC_ADDR_H3 = 0x003c, /* 16 bit r/w Multicast Address Hash 3 */
  1450. GM_MC_ADDR_H4 = 0x0040, /* 16 bit r/w Multicast Address Hash 4 */
  1451. /* Interrupt Source Registers */
  1452. GM_TX_IRQ_SRC = 0x0044, /* 16 bit r/o Tx Overflow IRQ Source */
  1453. GM_RX_IRQ_SRC = 0x0048, /* 16 bit r/o Rx Overflow IRQ Source */
  1454. GM_TR_IRQ_SRC = 0x004c, /* 16 bit r/o Tx/Rx Over. IRQ Source */
  1455. /* Interrupt Mask Registers */
  1456. GM_TX_IRQ_MSK = 0x0050, /* 16 bit r/w Tx Overflow IRQ Mask */
  1457. GM_RX_IRQ_MSK = 0x0054, /* 16 bit r/w Rx Overflow IRQ Mask */
  1458. GM_TR_IRQ_MSK = 0x0058, /* 16 bit r/w Tx/Rx Over. IRQ Mask */
  1459. /* Serial Management Interface (SMI) Registers */
  1460. GM_SMI_CTRL = 0x0080, /* 16 bit r/w SMI Control Register */
  1461. GM_SMI_DATA = 0x0084, /* 16 bit r/w SMI Data Register */
  1462. GM_PHY_ADDR = 0x0088, /* 16 bit r/w GPHY Address Register */
  1463. };
  1464. /* MIB Counters */
  1465. #define GM_MIB_CNT_BASE 0x0100 /* Base Address of MIB Counters */
  1466. #define GM_MIB_CNT_SIZE 44 /* Number of MIB Counters */
  1467. /*
  1468. * MIB Counters base address definitions (low word) -
  1469. * use offset 4 for access to high word (32 bit r/o)
  1470. */
  1471. enum {
  1472. GM_RXF_UC_OK = GM_MIB_CNT_BASE + 0, /* Unicast Frames Received OK */
  1473. GM_RXF_BC_OK = GM_MIB_CNT_BASE + 8, /* Broadcast Frames Received OK */
  1474. GM_RXF_MPAUSE = GM_MIB_CNT_BASE + 16, /* Pause MAC Ctrl Frames Received */
  1475. GM_RXF_MC_OK = GM_MIB_CNT_BASE + 24, /* Multicast Frames Received OK */
  1476. GM_RXF_FCS_ERR = GM_MIB_CNT_BASE + 32, /* Rx Frame Check Seq. Error */
  1477. /* GM_MIB_CNT_BASE + 40: reserved */
  1478. GM_RXO_OK_LO = GM_MIB_CNT_BASE + 48, /* Octets Received OK Low */
  1479. GM_RXO_OK_HI = GM_MIB_CNT_BASE + 56, /* Octets Received OK High */
  1480. GM_RXO_ERR_LO = GM_MIB_CNT_BASE + 64, /* Octets Received Invalid Low */
  1481. GM_RXO_ERR_HI = GM_MIB_CNT_BASE + 72, /* Octets Received Invalid High */
  1482. GM_RXF_SHT = GM_MIB_CNT_BASE + 80, /* Frames <64 Byte Received OK */
  1483. GM_RXE_FRAG = GM_MIB_CNT_BASE + 88, /* Frames <64 Byte Received with FCS Err */
  1484. GM_RXF_64B = GM_MIB_CNT_BASE + 96, /* 64 Byte Rx Frame */
  1485. GM_RXF_127B = GM_MIB_CNT_BASE + 104, /* 65-127 Byte Rx Frame */
  1486. GM_RXF_255B = GM_MIB_CNT_BASE + 112, /* 128-255 Byte Rx Frame */
  1487. GM_RXF_511B = GM_MIB_CNT_BASE + 120, /* 256-511 Byte Rx Frame */
  1488. GM_RXF_1023B = GM_MIB_CNT_BASE + 128, /* 512-1023 Byte Rx Frame */
  1489. GM_RXF_1518B = GM_MIB_CNT_BASE + 136, /* 1024-1518 Byte Rx Frame */
  1490. GM_RXF_MAX_SZ = GM_MIB_CNT_BASE + 144, /* 1519-MaxSize Byte Rx Frame */
  1491. GM_RXF_LNG_ERR = GM_MIB_CNT_BASE + 152, /* Rx Frame too Long Error */
  1492. GM_RXF_JAB_PKT = GM_MIB_CNT_BASE + 160, /* Rx Jabber Packet Frame */
  1493. /* GM_MIB_CNT_BASE + 168: reserved */
  1494. GM_RXE_FIFO_OV = GM_MIB_CNT_BASE + 176, /* Rx FIFO overflow Event */
  1495. /* GM_MIB_CNT_BASE + 184: reserved */
  1496. GM_TXF_UC_OK = GM_MIB_CNT_BASE + 192, /* Unicast Frames Xmitted OK */
  1497. GM_TXF_BC_OK = GM_MIB_CNT_BASE + 200, /* Broadcast Frames Xmitted OK */
  1498. GM_TXF_MPAUSE = GM_MIB_CNT_BASE + 208, /* Pause MAC Ctrl Frames Xmitted */
  1499. GM_TXF_MC_OK = GM_MIB_CNT_BASE + 216, /* Multicast Frames Xmitted OK */
  1500. GM_TXO_OK_LO = GM_MIB_CNT_BASE + 224, /* Octets Transmitted OK Low */
  1501. GM_TXO_OK_HI = GM_MIB_CNT_BASE + 232, /* Octets Transmitted OK High */
  1502. GM_TXF_64B = GM_MIB_CNT_BASE + 240, /* 64 Byte Tx Frame */
  1503. GM_TXF_127B = GM_MIB_CNT_BASE + 248, /* 65-127 Byte Tx Frame */
  1504. GM_TXF_255B = GM_MIB_CNT_BASE + 256, /* 128-255 Byte Tx Frame */
  1505. GM_TXF_511B = GM_MIB_CNT_BASE + 264, /* 256-511 Byte Tx Frame */
  1506. GM_TXF_1023B = GM_MIB_CNT_BASE + 272, /* 512-1023 Byte Tx Frame */
  1507. GM_TXF_1518B = GM_MIB_CNT_BASE + 280, /* 1024-1518 Byte Tx Frame */
  1508. GM_TXF_MAX_SZ = GM_MIB_CNT_BASE + 288, /* 1519-MaxSize Byte Tx Frame */
  1509. GM_TXF_COL = GM_MIB_CNT_BASE + 304, /* Tx Collision */
  1510. GM_TXF_LAT_COL = GM_MIB_CNT_BASE + 312, /* Tx Late Collision */
  1511. GM_TXF_ABO_COL = GM_MIB_CNT_BASE + 320, /* Tx aborted due to Exces. Col. */
  1512. GM_TXF_MUL_COL = GM_MIB_CNT_BASE + 328, /* Tx Multiple Collision */
  1513. GM_TXF_SNG_COL = GM_MIB_CNT_BASE + 336, /* Tx Single Collision */
  1514. GM_TXE_FIFO_UR = GM_MIB_CNT_BASE + 344, /* Tx FIFO Underrun Event */
  1515. };
  1516. /* GMAC Bit Definitions */
  1517. /* GM_GP_STAT 16 bit r/o General Purpose Status Register */
  1518. enum {
  1519. GM_GPSR_SPEED = 1<<15, /* Bit 15: Port Speed (1 = 100 Mbps) */
  1520. GM_GPSR_DUPLEX = 1<<14, /* Bit 14: Duplex Mode (1 = Full) */
  1521. GM_GPSR_FC_TX_DIS = 1<<13, /* Bit 13: Tx Flow-Control Mode Disabled */
  1522. GM_GPSR_LINK_UP = 1<<12, /* Bit 12: Link Up Status */
  1523. GM_GPSR_PAUSE = 1<<11, /* Bit 11: Pause State */
  1524. GM_GPSR_TX_ACTIVE = 1<<10, /* Bit 10: Tx in Progress */
  1525. GM_GPSR_EXC_COL = 1<<9, /* Bit 9: Excessive Collisions Occured */
  1526. GM_GPSR_LAT_COL = 1<<8, /* Bit 8: Late Collisions Occured */
  1527. GM_GPSR_PHY_ST_CH = 1<<5, /* Bit 5: PHY Status Change */
  1528. GM_GPSR_GIG_SPEED = 1<<4, /* Bit 4: Gigabit Speed (1 = 1000 Mbps) */
  1529. GM_GPSR_PART_MODE = 1<<3, /* Bit 3: Partition mode */
  1530. GM_GPSR_FC_RX_DIS = 1<<2, /* Bit 2: Rx Flow-Control Mode Disabled */
  1531. GM_GPSR_PROM_EN = 1<<1, /* Bit 1: Promiscuous Mode Enabled */
  1532. };
  1533. /* GM_GP_CTRL 16 bit r/w General Purpose Control Register */
  1534. enum {
  1535. GM_GPCR_PROM_ENA = 1<<14, /* Bit 14: Enable Promiscuous Mode */
  1536. GM_GPCR_FC_TX_DIS = 1<<13, /* Bit 13: Disable Tx Flow-Control Mode */
  1537. GM_GPCR_TX_ENA = 1<<12, /* Bit 12: Enable Transmit */
  1538. GM_GPCR_RX_ENA = 1<<11, /* Bit 11: Enable Receive */
  1539. GM_GPCR_BURST_ENA = 1<<10, /* Bit 10: Enable Burst Mode */
  1540. GM_GPCR_LOOP_ENA = 1<<9, /* Bit 9: Enable MAC Loopback Mode */
  1541. GM_GPCR_PART_ENA = 1<<8, /* Bit 8: Enable Partition Mode */
  1542. GM_GPCR_GIGS_ENA = 1<<7, /* Bit 7: Gigabit Speed (1000 Mbps) */
  1543. GM_GPCR_FL_PASS = 1<<6, /* Bit 6: Force Link Pass */
  1544. GM_GPCR_DUP_FULL = 1<<5, /* Bit 5: Full Duplex Mode */
  1545. GM_GPCR_FC_RX_DIS = 1<<4, /* Bit 4: Disable Rx Flow-Control Mode */
  1546. GM_GPCR_SPEED_100 = 1<<3, /* Bit 3: Port Speed 100 Mbps */
  1547. GM_GPCR_AU_DUP_DIS = 1<<2, /* Bit 2: Disable Auto-Update Duplex */
  1548. GM_GPCR_AU_FCT_DIS = 1<<1, /* Bit 1: Disable Auto-Update Flow-C. */
  1549. GM_GPCR_AU_SPD_DIS = 1<<0, /* Bit 0: Disable Auto-Update Speed */
  1550. };
  1551. #define GM_GPCR_SPEED_1000 (GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)
  1552. #define GM_GPCR_AU_ALL_DIS (GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS|GM_GPCR_AU_SPD_DIS)
  1553. /* GM_TX_CTRL 16 bit r/w Transmit Control Register */
  1554. enum {
  1555. GM_TXCR_FORCE_JAM = 1<<15, /* Bit 15: Force Jam / Flow-Control */
  1556. GM_TXCR_CRC_DIS = 1<<14, /* Bit 14: Disable insertion of CRC */
  1557. GM_TXCR_PAD_DIS = 1<<13, /* Bit 13: Disable padding of packets */
  1558. GM_TXCR_COL_THR_MSK = 7<<10, /* Bit 12..10: Collision Threshold */
  1559. };
  1560. #define TX_COL_THR(x) (((x)<<10) & GM_TXCR_COL_THR_MSK)
  1561. #define TX_COL_DEF 0x04 /* late collision after 64 byte */
  1562. /* GM_RX_CTRL 16 bit r/w Receive Control Register */
  1563. enum {
  1564. GM_RXCR_UCF_ENA = 1<<15, /* Bit 15: Enable Unicast filtering */
  1565. GM_RXCR_MCF_ENA = 1<<14, /* Bit 14: Enable Multicast filtering */
  1566. GM_RXCR_CRC_DIS = 1<<13, /* Bit 13: Remove 4-byte CRC */
  1567. GM_RXCR_PASS_FC = 1<<12, /* Bit 12: Pass FC packets to FIFO */
  1568. };
  1569. /* GM_TX_PARAM 16 bit r/w Transmit Parameter Register */
  1570. enum {
  1571. GM_TXPA_JAMLEN_MSK = 0x03<<14, /* Bit 15..14: Jam Length */
  1572. GM_TXPA_JAMIPG_MSK = 0x1f<<9, /* Bit 13..9: Jam IPG */
  1573. GM_TXPA_JAMDAT_MSK = 0x1f<<4, /* Bit 8..4: IPG Jam to Data */
  1574. TX_JAM_LEN_DEF = 0x03,
  1575. TX_JAM_IPG_DEF = 0x0b,
  1576. TX_IPG_JAM_DEF = 0x1c,
  1577. };
  1578. #define TX_JAM_LEN_VAL(x) (((x)<<14) & GM_TXPA_JAMLEN_MSK)
  1579. #define TX_JAM_IPG_VAL(x) (((x)<<9) & GM_TXPA_JAMIPG_MSK)
  1580. #define TX_IPG_JAM_DATA(x) (((x)<<4) & GM_TXPA_JAMDAT_MSK)
  1581. /* GM_SERIAL_MODE 16 bit r/w Serial Mode Register */
  1582. enum {
  1583. GM_SMOD_DATABL_MSK = 0x1f<<11, /* Bit 15..11: Data Blinder (r/o) */
  1584. GM_SMOD_LIMIT_4 = 1<<10, /* Bit 10: 4 consecutive Tx trials */
  1585. GM_SMOD_VLAN_ENA = 1<<9, /* Bit 9: Enable VLAN (Max. Frame Len) */
  1586. GM_SMOD_JUMBO_ENA = 1<<8, /* Bit 8: Enable Jumbo (Max. Frame Len) */
  1587. GM_SMOD_IPG_MSK = 0x1f /* Bit 4..0: Inter-Packet Gap (IPG) */
  1588. };
  1589. #define DATA_BLIND_VAL(x) (((x)<<11) & GM_SMOD_DATABL_MSK)
  1590. #define DATA_BLIND_DEF 0x04
  1591. #define IPG_DATA_VAL(x) (x & GM_SMOD_IPG_MSK)
  1592. #define IPG_DATA_DEF 0x1e
  1593. /* GM_SMI_CTRL 16 bit r/w SMI Control Register */
  1594. enum {
  1595. GM_SMI_CT_PHY_A_MSK = 0x1f<<11, /* Bit 15..11: PHY Device Address */
  1596. GM_SMI_CT_REG_A_MSK = 0x1f<<6, /* Bit 10.. 6: PHY Register Address */
  1597. GM_SMI_CT_OP_RD = 1<<5, /* Bit 5: OpCode Read (0=Write)*/
  1598. GM_SMI_CT_RD_VAL = 1<<4, /* Bit 4: Read Valid (Read completed) */
  1599. GM_SMI_CT_BUSY = 1<<3, /* Bit 3: Busy (Operation in progress) */
  1600. };
  1601. #define GM_SMI_CT_PHY_AD(x) (((x)<<11) & GM_SMI_CT_PHY_A_MSK)
  1602. #define GM_SMI_CT_REG_AD(x) (((x)<<6) & GM_SMI_CT_REG_A_MSK)
  1603. /* GM_PHY_ADDR 16 bit r/w GPHY Address Register */
  1604. enum {
  1605. GM_PAR_MIB_CLR = 1<<5, /* Bit 5: Set MIB Clear Counter Mode */
  1606. GM_PAR_MIB_TST = 1<<4, /* Bit 4: MIB Load Counter (Test Mode) */
  1607. };
  1608. /* Receive Frame Status Encoding */
  1609. enum {
  1610. GMR_FS_LEN = 0xffff<<16, /* Bit 31..16: Rx Frame Length */
  1611. GMR_FS_LEN_SHIFT = 16,
  1612. GMR_FS_VLAN = 1<<13, /* Bit 13: VLAN Packet */
  1613. GMR_FS_JABBER = 1<<12, /* Bit 12: Jabber Packet */
  1614. GMR_FS_UN_SIZE = 1<<11, /* Bit 11: Undersize Packet */
  1615. GMR_FS_MC = 1<<10, /* Bit 10: Multicast Packet */
  1616. GMR_FS_BC = 1<<9, /* Bit 9: Broadcast Packet */
  1617. GMR_FS_RX_OK = 1<<8, /* Bit 8: Receive OK (Good Packet) */
  1618. GMR_FS_GOOD_FC = 1<<7, /* Bit 7: Good Flow-Control Packet */
  1619. GMR_FS_BAD_FC = 1<<6, /* Bit 6: Bad Flow-Control Packet */
  1620. GMR_FS_MII_ERR = 1<<5, /* Bit 5: MII Error */
  1621. GMR_FS_LONG_ERR = 1<<4, /* Bit 4: Too Long Packet */
  1622. GMR_FS_FRAGMENT = 1<<3, /* Bit 3: Fragment */
  1623. GMR_FS_CRC_ERR = 1<<1, /* Bit 1: CRC Error */
  1624. GMR_FS_RX_FF_OV = 1<<0, /* Bit 0: Rx FIFO Overflow */
  1625. /*
  1626. * GMR_FS_ANY_ERR (analogous to XMR_FS_ANY_ERR)
  1627. */
  1628. GMR_FS_ANY_ERR = GMR_FS_CRC_ERR | GMR_FS_LONG_ERR |
  1629. GMR_FS_MII_ERR | GMR_FS_BAD_FC | GMR_FS_GOOD_FC |
  1630. GMR_FS_JABBER,
  1631. /* Rx GMAC FIFO Flush Mask (default) */
  1632. RX_FF_FL_DEF_MSK = GMR_FS_CRC_ERR | GMR_FS_RX_FF_OV |GMR_FS_MII_ERR |
  1633. GMR_FS_BAD_FC | GMR_FS_UN_SIZE | GMR_FS_JABBER,
  1634. };
  1635. /* RX_GMF_CTRL_T 32 bit Rx GMAC FIFO Control/Test */
  1636. enum {
  1637. GMF_WP_TST_ON = 1<<14, /* Write Pointer Test On */
  1638. GMF_WP_TST_OFF = 1<<13, /* Write Pointer Test Off */
  1639. GMF_WP_STEP = 1<<12, /* Write Pointer Step/Increment */
  1640. GMF_RP_TST_ON = 1<<10, /* Read Pointer Test On */
  1641. GMF_RP_TST_OFF = 1<<9, /* Read Pointer Test Off */
  1642. GMF_RP_STEP = 1<<8, /* Read Pointer Step/Increment */
  1643. GMF_RX_F_FL_ON = 1<<7, /* Rx FIFO Flush Mode On */
  1644. GMF_RX_F_FL_OFF = 1<<6, /* Rx FIFO Flush Mode Off */
  1645. GMF_CLI_RX_FO = 1<<5, /* Clear IRQ Rx FIFO Overrun */
  1646. GMF_CLI_RX_FC = 1<<4, /* Clear IRQ Rx Frame Complete */
  1647. GMF_OPER_ON = 1<<3, /* Operational Mode On */
  1648. GMF_OPER_OFF = 1<<2, /* Operational Mode Off */
  1649. GMF_RST_CLR = 1<<1, /* Clear GMAC FIFO Reset */
  1650. GMF_RST_SET = 1<<0, /* Set GMAC FIFO Reset */
  1651. RX_GMF_FL_THR_DEF = 0xa, /* flush threshold (default) */
  1652. };
  1653. /* TX_GMF_CTRL_T 32 bit Tx GMAC FIFO Control/Test */
  1654. enum {
  1655. GMF_WSP_TST_ON = 1<<18, /* Write Shadow Pointer Test On */
  1656. GMF_WSP_TST_OFF = 1<<17, /* Write Shadow Pointer Test Off */
  1657. GMF_WSP_STEP = 1<<16, /* Write Shadow Pointer Step/Increment */
  1658. GMF_CLI_TX_FU = 1<<6, /* Clear IRQ Tx FIFO Underrun */
  1659. GMF_CLI_TX_FC = 1<<5, /* Clear IRQ Tx Frame Complete */
  1660. GMF_CLI_TX_PE = 1<<4, /* Clear IRQ Tx Parity Error */
  1661. };
  1662. /* GMAC_TI_ST_CTRL 8 bit Time Stamp Timer Ctrl Reg (YUKON only) */
  1663. enum {
  1664. GMT_ST_START = 1<<2, /* Start Time Stamp Timer */
  1665. GMT_ST_STOP = 1<<1, /* Stop Time Stamp Timer */
  1666. GMT_ST_CLR_IRQ = 1<<0, /* Clear Time Stamp Timer IRQ */
  1667. };
  1668. /* GMAC_CTRL 32 bit GMAC Control Reg (YUKON only) */
  1669. enum {
  1670. GMC_H_BURST_ON = 1<<7, /* Half Duplex Burst Mode On */
  1671. GMC_H_BURST_OFF = 1<<6, /* Half Duplex Burst Mode Off */
  1672. GMC_F_LOOPB_ON = 1<<5, /* FIFO Loopback On */
  1673. GMC_F_LOOPB_OFF = 1<<4, /* FIFO Loopback Off */
  1674. GMC_PAUSE_ON = 1<<3, /* Pause On */
  1675. GMC_PAUSE_OFF = 1<<2, /* Pause Off */
  1676. GMC_RST_CLR = 1<<1, /* Clear GMAC Reset */
  1677. GMC_RST_SET = 1<<0, /* Set GMAC Reset */
  1678. };
  1679. /* GPHY_CTRL 32 bit GPHY Control Reg (YUKON only) */
  1680. enum {
  1681. GPC_SEL_BDT = 1<<28, /* Select Bi-Dir. Transfer for MDC/MDIO */
  1682. GPC_INT_POL_HI = 1<<27, /* IRQ Polarity is Active HIGH */
  1683. GPC_75_OHM = 1<<26, /* Use 75 Ohm Termination instead of 50 */
  1684. GPC_DIS_FC = 1<<25, /* Disable Automatic Fiber/Copper Detection */
  1685. GPC_DIS_SLEEP = 1<<24, /* Disable Energy Detect */
  1686. GPC_HWCFG_M_3 = 1<<23, /* HWCFG_MODE[3] */
  1687. GPC_HWCFG_M_2 = 1<<22, /* HWCFG_MODE[2] */
  1688. GPC_HWCFG_M_1 = 1<<21, /* HWCFG_MODE[1] */
  1689. GPC_HWCFG_M_0 = 1<<20, /* HWCFG_MODE[0] */
  1690. GPC_ANEG_0 = 1<<19, /* ANEG[0] */
  1691. GPC_ENA_XC = 1<<18, /* Enable MDI crossover */
  1692. GPC_DIS_125 = 1<<17, /* Disable 125 MHz clock */
  1693. GPC_ANEG_3 = 1<<16, /* ANEG[3] */
  1694. GPC_ANEG_2 = 1<<15, /* ANEG[2] */
  1695. GPC_ANEG_1 = 1<<14, /* ANEG[1] */
  1696. GPC_ENA_PAUSE = 1<<13, /* Enable Pause (SYM_OR_REM) */
  1697. GPC_PHYADDR_4 = 1<<12, /* Bit 4 of Phy Addr */
  1698. GPC_PHYADDR_3 = 1<<11, /* Bit 3 of Phy Addr */
  1699. GPC_PHYADDR_2 = 1<<10, /* Bit 2 of Phy Addr */
  1700. GPC_PHYADDR_1 = 1<<9, /* Bit 1 of Phy Addr */
  1701. GPC_PHYADDR_0 = 1<<8, /* Bit 0 of Phy Addr */
  1702. /* Bits 7..2: reserved */
  1703. GPC_RST_CLR = 1<<1, /* Clear GPHY Reset */
  1704. GPC_RST_SET = 1<<0, /* Set GPHY Reset */
  1705. };
  1706. #define GPC_HWCFG_GMII_COP (GPC_HWCFG_M_3|GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)
  1707. #define GPC_HWCFG_GMII_FIB (GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)
  1708. #define GPC_ANEG_ADV_ALL_M (GPC_ANEG_3 | GPC_ANEG_2 | GPC_ANEG_1 | GPC_ANEG_0)
  1709. /* forced speed and duplex mode (don't mix with other ANEG bits) */
  1710. #define GPC_FRC10MBIT_HALF 0
  1711. #define GPC_FRC10MBIT_FULL GPC_ANEG_0
  1712. #define GPC_FRC100MBIT_HALF GPC_ANEG_1
  1713. #define GPC_FRC100MBIT_FULL (GPC_ANEG_0 | GPC_ANEG_1)
  1714. /* auto-negotiation with limited advertised speeds */
  1715. /* mix only with master/slave settings (for copper) */
  1716. #define GPC_ADV_1000_HALF GPC_ANEG_2
  1717. #define GPC_ADV_1000_FULL GPC_ANEG_3
  1718. #define GPC_ADV_ALL (GPC_ANEG_2 | GPC_ANEG_3)
  1719. /* master/slave settings */
  1720. /* only for copper with 1000 Mbps */
  1721. #define GPC_FORCE_MASTER 0
  1722. #define GPC_FORCE_SLAVE GPC_ANEG_0
  1723. #define GPC_PREF_MASTER GPC_ANEG_1
  1724. #define GPC_PREF_SLAVE (GPC_ANEG_1 | GPC_ANEG_0)
  1725. /* GMAC_IRQ_SRC 8 bit GMAC Interrupt Source Reg (YUKON only) */
  1726. /* GMAC_IRQ_MSK 8 bit GMAC Interrupt Mask Reg (YUKON only) */
  1727. enum {
  1728. GM_IS_TX_CO_OV = 1<<5, /* Transmit Counter Overflow IRQ */
  1729. GM_IS_RX_CO_OV = 1<<4, /* Receive Counter Overflow IRQ */
  1730. GM_IS_TX_FF_UR = 1<<3, /* Transmit FIFO Underrun */
  1731. GM_IS_TX_COMPL = 1<<2, /* Frame Transmission Complete */
  1732. GM_IS_RX_FF_OR = 1<<1, /* Receive FIFO Overrun */
  1733. GM_IS_RX_COMPL = 1<<0, /* Frame Reception Complete */
  1734. #define GMAC_DEF_MSK (GM_IS_RX_FF_OR | GM_IS_TX_FF_UR)
  1735. /* GMAC_LINK_CTRL 16 bit GMAC Link Control Reg (YUKON only) */
  1736. /* Bits 15.. 2: reserved */
  1737. GMLC_RST_CLR = 1<<1, /* Clear GMAC Link Reset */
  1738. GMLC_RST_SET = 1<<0, /* Set GMAC Link Reset */
  1739. /* WOL_CTRL_STAT 16 bit WOL Control/Status Reg */
  1740. WOL_CTL_LINK_CHG_OCC = 1<<15,
  1741. WOL_CTL_MAGIC_PKT_OCC = 1<<14,
  1742. WOL_CTL_PATTERN_OCC = 1<<13,
  1743. WOL_CTL_CLEAR_RESULT = 1<<12,
  1744. WOL_CTL_ENA_PME_ON_LINK_CHG = 1<<11,
  1745. WOL_CTL_DIS_PME_ON_LINK_CHG = 1<<10,
  1746. WOL_CTL_ENA_PME_ON_MAGIC_PKT = 1<<9,
  1747. WOL_CTL_DIS_PME_ON_MAGIC_PKT = 1<<8,
  1748. WOL_CTL_ENA_PME_ON_PATTERN = 1<<7,
  1749. WOL_CTL_DIS_PME_ON_PATTERN = 1<<6,
  1750. WOL_CTL_ENA_LINK_CHG_UNIT = 1<<5,
  1751. WOL_CTL_DIS_LINK_CHG_UNIT = 1<<4,
  1752. WOL_CTL_ENA_MAGIC_PKT_UNIT = 1<<3,
  1753. WOL_CTL_DIS_MAGIC_PKT_UNIT = 1<<2,
  1754. WOL_CTL_ENA_PATTERN_UNIT = 1<<1,
  1755. WOL_CTL_DIS_PATTERN_UNIT = 1<<0,
  1756. };
  1757. #define WOL_CTL_DEFAULT \
  1758. (WOL_CTL_DIS_PME_ON_LINK_CHG | \
  1759. WOL_CTL_DIS_PME_ON_PATTERN | \
  1760. WOL_CTL_DIS_PME_ON_MAGIC_PKT | \
  1761. WOL_CTL_DIS_LINK_CHG_UNIT | \
  1762. WOL_CTL_DIS_PATTERN_UNIT | \
  1763. WOL_CTL_DIS_MAGIC_PKT_UNIT)
  1764. /* WOL_MATCH_CTL 8 bit WOL Match Control Reg */
  1765. #define WOL_CTL_PATT_ENA(x) (1 << (x))
  1766. /* XMAC II registers */
  1767. enum {
  1768. XM_MMU_CMD = 0x0000, /* 16 bit r/w MMU Command Register */
  1769. XM_POFF = 0x0008, /* 32 bit r/w Packet Offset Register */
  1770. XM_BURST = 0x000c, /* 32 bit r/w Burst Register for half duplex*/
  1771. XM_1L_VLAN_TAG = 0x0010, /* 16 bit r/w One Level VLAN Tag ID */
  1772. XM_2L_VLAN_TAG = 0x0014, /* 16 bit r/w Two Level VLAN Tag ID */
  1773. XM_TX_CMD = 0x0020, /* 16 bit r/w Transmit Command Register */
  1774. XM_TX_RT_LIM = 0x0024, /* 16 bit r/w Transmit Retry Limit Register */
  1775. XM_TX_STIME = 0x0028, /* 16 bit r/w Transmit Slottime Register */
  1776. XM_TX_IPG = 0x002c, /* 16 bit r/w Transmit Inter Packet Gap */
  1777. XM_RX_CMD = 0x0030, /* 16 bit r/w Receive Command Register */
  1778. XM_PHY_ADDR = 0x0034, /* 16 bit r/w PHY Address Register */
  1779. XM_PHY_DATA = 0x0038, /* 16 bit r/w PHY Data Register */
  1780. XM_GP_PORT = 0x0040, /* 32 bit r/w General Purpose Port Register */
  1781. XM_IMSK = 0x0044, /* 16 bit r/w Interrupt Mask Register */
  1782. XM_ISRC = 0x0048, /* 16 bit r/o Interrupt Status Register */
  1783. XM_HW_CFG = 0x004c, /* 16 bit r/w Hardware Config Register */
  1784. XM_TX_LO_WM = 0x0060, /* 16 bit r/w Tx FIFO Low Water Mark */
  1785. XM_TX_HI_WM = 0x0062, /* 16 bit r/w Tx FIFO High Water Mark */
  1786. XM_TX_THR = 0x0064, /* 16 bit r/w Tx Request Threshold */
  1787. XM_HT_THR = 0x0066, /* 16 bit r/w Host Request Threshold */
  1788. XM_PAUSE_DA = 0x0068, /* NA reg r/w Pause Destination Address */
  1789. XM_CTL_PARA = 0x0070, /* 32 bit r/w Control Parameter Register */
  1790. XM_MAC_OPCODE = 0x0074, /* 16 bit r/w Opcode for MAC control frames */
  1791. XM_MAC_PTIME = 0x0076, /* 16 bit r/w Pause time for MAC ctrl frames*/
  1792. XM_TX_STAT = 0x0078, /* 32 bit r/o Tx Status LIFO Register */
  1793. XM_EXM_START = 0x0080, /* r/w Start Address of the EXM Regs */
  1794. #define XM_EXM(reg) (XM_EXM_START + ((reg) << 3))
  1795. };
  1796. enum {
  1797. XM_SRC_CHK = 0x0100, /* NA reg r/w Source Check Address Register */
  1798. XM_SA = 0x0108, /* NA reg r/w Station Address Register */
  1799. XM_HSM = 0x0110, /* 64 bit r/w Hash Match Address Registers */
  1800. XM_RX_LO_WM = 0x0118, /* 16 bit r/w Receive Low Water Mark */
  1801. XM_RX_HI_WM = 0x011a, /* 16 bit r/w Receive High Water Mark */
  1802. XM_RX_THR = 0x011c, /* 32 bit r/w Receive Request Threshold */
  1803. XM_DEV_ID = 0x0120, /* 32 bit r/o Device ID Register */
  1804. XM_MODE = 0x0124, /* 32 bit r/w Mode Register */
  1805. XM_LSA = 0x0128, /* NA reg r/o Last Source Register */
  1806. XM_TS_READ = 0x0130, /* 32 bit r/o Time Stamp Read Register */
  1807. XM_TS_LOAD = 0x0134, /* 32 bit r/o Time Stamp Load Value */
  1808. XM_STAT_CMD = 0x0200, /* 16 bit r/w Statistics Command Register */
  1809. XM_RX_CNT_EV = 0x0204, /* 32 bit r/o Rx Counter Event Register */
  1810. XM_TX_CNT_EV = 0x0208, /* 32 bit r/o Tx Counter Event Register */
  1811. XM_RX_EV_MSK = 0x020c, /* 32 bit r/w Rx Counter Event Mask */
  1812. XM_TX_EV_MSK = 0x0210, /* 32 bit r/w Tx Counter Event Mask */
  1813. XM_TXF_OK = 0x0280, /* 32 bit r/o Frames Transmitted OK Conuter */
  1814. XM_TXO_OK_HI = 0x0284, /* 32 bit r/o Octets Transmitted OK High Cnt*/
  1815. XM_TXO_OK_LO = 0x0288, /* 32 bit r/o Octets Transmitted OK Low Cnt */
  1816. XM_TXF_BC_OK = 0x028c, /* 32 bit r/o Broadcast Frames Xmitted OK */
  1817. XM_TXF_MC_OK = 0x0290, /* 32 bit r/o Multicast Frames Xmitted OK */
  1818. XM_TXF_UC_OK = 0x0294, /* 32 bit r/o Unicast Frames Xmitted OK */
  1819. XM_TXF_LONG = 0x0298, /* 32 bit r/o Tx Long Frame Counter */
  1820. XM_TXE_BURST = 0x029c, /* 32 bit r/o Tx Burst Event Counter */
  1821. XM_TXF_MPAUSE = 0x02a0, /* 32 bit r/o Tx Pause MAC Ctrl Frame Cnt */
  1822. XM_TXF_MCTRL = 0x02a4, /* 32 bit r/o Tx MAC Ctrl Frame Counter */
  1823. XM_TXF_SNG_COL = 0x02a8, /* 32 bit r/o Tx Single Collision Counter */
  1824. XM_TXF_MUL_COL = 0x02ac, /* 32 bit r/o Tx Multiple Collision Counter */
  1825. XM_TXF_ABO_COL = 0x02b0, /* 32 bit r/o Tx aborted due to Exces. Col. */
  1826. XM_TXF_LAT_COL = 0x02b4, /* 32 bit r/o Tx Late Collision Counter */
  1827. XM_TXF_DEF = 0x02b8, /* 32 bit r/o Tx Deferred Frame Counter */
  1828. XM_TXF_EX_DEF = 0x02bc, /* 32 bit r/o Tx Excessive Deferall Counter */
  1829. XM_TXE_FIFO_UR = 0x02c0, /* 32 bit r/o Tx FIFO Underrun Event Cnt */
  1830. XM_TXE_CS_ERR = 0x02c4, /* 32 bit r/o Tx Carrier Sense Error Cnt */
  1831. XM_TXP_UTIL = 0x02c8, /* 32 bit r/o Tx Utilization in % */
  1832. XM_TXF_64B = 0x02d0, /* 32 bit r/o 64 Byte Tx Frame Counter */
  1833. XM_TXF_127B = 0x02d4, /* 32 bit r/o 65-127 Byte Tx Frame Counter */
  1834. XM_TXF_255B = 0x02d8, /* 32 bit r/o 128-255 Byte Tx Frame Counter */
  1835. XM_TXF_511B = 0x02dc, /* 32 bit r/o 256-511 Byte Tx Frame Counter */
  1836. XM_TXF_1023B = 0x02e0, /* 32 bit r/o 512-1023 Byte Tx Frame Counter*/
  1837. XM_TXF_MAX_SZ = 0x02e4, /* 32 bit r/o 1024-MaxSize Byte Tx Frame Cnt*/
  1838. XM_RXF_OK = 0x0300, /* 32 bit r/o Frames Received OK */
  1839. XM_RXO_OK_HI = 0x0304, /* 32 bit r/o Octets Received OK High Cnt */
  1840. XM_RXO_OK_LO = 0x0308, /* 32 bit r/o Octets Received OK Low Counter*/
  1841. XM_RXF_BC_OK = 0x030c, /* 32 bit r/o Broadcast Frames Received OK */
  1842. XM_RXF_MC_OK = 0x0310, /* 32 bit r/o Multicast Frames Received OK */
  1843. XM_RXF_UC_OK = 0x0314, /* 32 bit r/o Unicast Frames Received OK */
  1844. XM_RXF_MPAUSE = 0x0318, /* 32 bit r/o Rx Pause MAC Ctrl Frame Cnt */
  1845. XM_RXF_MCTRL = 0x031c, /* 32 bit r/o Rx MAC Ctrl Frame Counter */
  1846. XM_RXF_INV_MP = 0x0320, /* 32 bit r/o Rx invalid Pause Frame Cnt */
  1847. XM_RXF_INV_MOC = 0x0324, /* 32 bit r/o Rx Frames with inv. MAC Opcode*/
  1848. XM_RXE_BURST = 0x0328, /* 32 bit r/o Rx Burst Event Counter */
  1849. XM_RXE_FMISS = 0x032c, /* 32 bit r/o Rx Missed Frames Event Cnt */
  1850. XM_RXF_FRA_ERR = 0x0330, /* 32 bit r/o Rx Framing Error Counter */
  1851. XM_RXE_FIFO_OV = 0x0334, /* 32 bit r/o Rx FIFO overflow Event Cnt */
  1852. XM_RXF_JAB_PKT = 0x0338, /* 32 bit r/o Rx Jabber Packet Frame Cnt */
  1853. XM_RXE_CAR_ERR = 0x033c, /* 32 bit r/o Rx Carrier Event Error Cnt */
  1854. XM_RXF_LEN_ERR = 0x0340, /* 32 bit r/o Rx in Range Length Error */
  1855. XM_RXE_SYM_ERR = 0x0344, /* 32 bit r/o Rx Symbol Error Counter */
  1856. XM_RXE_SHT_ERR = 0x0348, /* 32 bit r/o Rx Short Event Error Cnt */
  1857. XM_RXE_RUNT = 0x034c, /* 32 bit r/o Rx Runt Event Counter */
  1858. XM_RXF_LNG_ERR = 0x0350, /* 32 bit r/o Rx Frame too Long Error Cnt */
  1859. XM_RXF_FCS_ERR = 0x0354, /* 32 bit r/o Rx Frame Check Seq. Error Cnt */
  1860. XM_RXF_CEX_ERR = 0x035c, /* 32 bit r/o Rx Carrier Ext Error Frame Cnt*/
  1861. XM_RXP_UTIL = 0x0360, /* 32 bit r/o Rx Utilization in % */
  1862. XM_RXF_64B = 0x0368, /* 32 bit r/o 64 Byte Rx Frame Counter */
  1863. XM_RXF_127B = 0x036c, /* 32 bit r/o 65-127 Byte Rx Frame Counter */
  1864. XM_RXF_255B = 0x0370, /* 32 bit r/o 128-255 Byte Rx Frame Counter */
  1865. XM_RXF_511B = 0x0374, /* 32 bit r/o 256-511 Byte Rx Frame Counter */
  1866. XM_RXF_1023B = 0x0378, /* 32 bit r/o 512-1023 Byte Rx Frame Counter*/
  1867. XM_RXF_MAX_SZ = 0x037c, /* 32 bit r/o 1024-MaxSize Byte Rx Frame Cnt*/
  1868. };
  1869. /* XM_MMU_CMD 16 bit r/w MMU Command Register */
  1870. enum {
  1871. XM_MMU_PHY_RDY = 1<<12, /* Bit 12: PHY Read Ready */
  1872. XM_MMU_PHY_BUSY = 1<<11, /* Bit 11: PHY Busy */
  1873. XM_MMU_IGN_PF = 1<<10, /* Bit 10: Ignore Pause Frame */
  1874. XM_MMU_MAC_LB = 1<<9, /* Bit 9: Enable MAC Loopback */
  1875. XM_MMU_FRC_COL = 1<<7, /* Bit 7: Force Collision */
  1876. XM_MMU_SIM_COL = 1<<6, /* Bit 6: Simulate Collision */
  1877. XM_MMU_NO_PRE = 1<<5, /* Bit 5: No MDIO Preamble */
  1878. XM_MMU_GMII_FD = 1<<4, /* Bit 4: GMII uses Full Duplex */
  1879. XM_MMU_RAT_CTRL = 1<<3, /* Bit 3: Enable Rate Control */
  1880. XM_MMU_GMII_LOOP= 1<<2, /* Bit 2: PHY is in Loopback Mode */
  1881. XM_MMU_ENA_RX = 1<<1, /* Bit 1: Enable Receiver */
  1882. XM_MMU_ENA_TX = 1<<0, /* Bit 0: Enable Transmitter */
  1883. };
  1884. /* XM_TX_CMD 16 bit r/w Transmit Command Register */
  1885. enum {
  1886. XM_TX_BK2BK = 1<<6, /* Bit 6: Ignor Carrier Sense (Tx Bk2Bk)*/
  1887. XM_TX_ENC_BYP = 1<<5, /* Bit 5: Set Encoder in Bypass Mode */
  1888. XM_TX_SAM_LINE = 1<<4, /* Bit 4: (sc) Start utilization calculation */
  1889. XM_TX_NO_GIG_MD = 1<<3, /* Bit 3: Disable Carrier Extension */
  1890. XM_TX_NO_PRE = 1<<2, /* Bit 2: Disable Preamble Generation */
  1891. XM_TX_NO_CRC = 1<<1, /* Bit 1: Disable CRC Generation */
  1892. XM_TX_AUTO_PAD = 1<<0, /* Bit 0: Enable Automatic Padding */
  1893. };
  1894. /* XM_TX_RT_LIM 16 bit r/w Transmit Retry Limit Register */
  1895. #define XM_RT_LIM_MSK 0x1f /* Bit 4..0: Tx Retry Limit */
  1896. /* XM_TX_STIME 16 bit r/w Transmit Slottime Register */
  1897. #define XM_STIME_MSK 0x7f /* Bit 6..0: Tx Slottime bits */
  1898. /* XM_TX_IPG 16 bit r/w Transmit Inter Packet Gap */
  1899. #define XM_IPG_MSK 0xff /* Bit 7..0: IPG value bits */
  1900. /* XM_RX_CMD 16 bit r/w Receive Command Register */
  1901. enum {
  1902. XM_RX_LENERR_OK = 1<<8, /* Bit 8 don't set Rx Err bit for */
  1903. /* inrange error packets */
  1904. XM_RX_BIG_PK_OK = 1<<7, /* Bit 7 don't set Rx Err bit for */
  1905. /* jumbo packets */
  1906. XM_RX_IPG_CAP = 1<<6, /* Bit 6 repl. type field with IPG */
  1907. XM_RX_TP_MD = 1<<5, /* Bit 5: Enable transparent Mode */
  1908. XM_RX_STRIP_FCS = 1<<4, /* Bit 4: Enable FCS Stripping */
  1909. XM_RX_SELF_RX = 1<<3, /* Bit 3: Enable Rx of own packets */
  1910. XM_RX_SAM_LINE = 1<<2, /* Bit 2: (sc) Start utilization calculation */
  1911. XM_RX_STRIP_PAD = 1<<1, /* Bit 1: Strip pad bytes of Rx frames */
  1912. XM_RX_DIS_CEXT = 1<<0, /* Bit 0: Disable carrier ext. check */
  1913. };
  1914. /* XM_GP_PORT 32 bit r/w General Purpose Port Register */
  1915. enum {
  1916. XM_GP_ANIP = 1<<6, /* Bit 6: (ro) Auto-Neg. in progress */
  1917. XM_GP_FRC_INT = 1<<5, /* Bit 5: (sc) Force Interrupt */
  1918. XM_GP_RES_MAC = 1<<3, /* Bit 3: (sc) Reset MAC and FIFOs */
  1919. XM_GP_RES_STAT = 1<<2, /* Bit 2: (sc) Reset the statistics module */
  1920. XM_GP_INP_ASS = 1<<0, /* Bit 0: (ro) GP Input Pin asserted */
  1921. };
  1922. /* XM_IMSK 16 bit r/w Interrupt Mask Register */
  1923. /* XM_ISRC 16 bit r/o Interrupt Status Register */
  1924. enum {
  1925. XM_IS_LNK_AE = 1<<14, /* Bit 14: Link Asynchronous Event */
  1926. XM_IS_TX_ABORT = 1<<13, /* Bit 13: Transmit Abort, late Col. etc */
  1927. XM_IS_FRC_INT = 1<<12, /* Bit 12: Force INT bit set in GP */
  1928. XM_IS_INP_ASS = 1<<11, /* Bit 11: Input Asserted, GP bit 0 set */
  1929. XM_IS_LIPA_RC = 1<<10, /* Bit 10: Link Partner requests config */
  1930. XM_IS_RX_PAGE = 1<<9, /* Bit 9: Page Received */
  1931. XM_IS_TX_PAGE = 1<<8, /* Bit 8: Next Page Loaded for Transmit */
  1932. XM_IS_AND = 1<<7, /* Bit 7: Auto-Negotiation Done */
  1933. XM_IS_TSC_OV = 1<<6, /* Bit 6: Time Stamp Counter Overflow */
  1934. XM_IS_RXC_OV = 1<<5, /* Bit 5: Rx Counter Event Overflow */
  1935. XM_IS_TXC_OV = 1<<4, /* Bit 4: Tx Counter Event Overflow */
  1936. XM_IS_RXF_OV = 1<<3, /* Bit 3: Receive FIFO Overflow */
  1937. XM_IS_TXF_UR = 1<<2, /* Bit 2: Transmit FIFO Underrun */
  1938. XM_IS_TX_COMP = 1<<1, /* Bit 1: Frame Tx Complete */
  1939. XM_IS_RX_COMP = 1<<0, /* Bit 0: Frame Rx Complete */
  1940. };
  1941. #define XM_DEF_MSK (~(XM_IS_INP_ASS | XM_IS_LIPA_RC | \
  1942. XM_IS_RXF_OV | XM_IS_TXF_UR))
  1943. /* XM_HW_CFG 16 bit r/w Hardware Config Register */
  1944. enum {
  1945. XM_HW_GEN_EOP = 1<<3, /* Bit 3: generate End of Packet pulse */
  1946. XM_HW_COM4SIG = 1<<2, /* Bit 2: use Comma Detect for Sig. Det.*/
  1947. XM_HW_GMII_MD = 1<<0, /* Bit 0: GMII Interface selected */
  1948. };
  1949. /* XM_TX_LO_WM 16 bit r/w Tx FIFO Low Water Mark */
  1950. /* XM_TX_HI_WM 16 bit r/w Tx FIFO High Water Mark */
  1951. #define XM_TX_WM_MSK 0x01ff /* Bit 9.. 0 Tx FIFO Watermark bits */
  1952. /* XM_TX_THR 16 bit r/w Tx Request Threshold */
  1953. /* XM_HT_THR 16 bit r/w Host Request Threshold */
  1954. /* XM_RX_THR 16 bit r/w Rx Request Threshold */
  1955. #define XM_THR_MSK 0x03ff /* Bit 10.. 0 Rx/Tx Request Threshold bits */
  1956. /* XM_TX_STAT 32 bit r/o Tx Status LIFO Register */
  1957. enum {
  1958. XM_ST_VALID = (1UL<<31), /* Bit 31: Status Valid */
  1959. XM_ST_BYTE_CNT = (0x3fffL<<17), /* Bit 30..17: Tx frame Length */
  1960. XM_ST_RETRY_CNT = (0x1fL<<12), /* Bit 16..12: Retry Count */
  1961. XM_ST_EX_COL = 1<<11, /* Bit 11: Excessive Collisions */
  1962. XM_ST_EX_DEF = 1<<10, /* Bit 10: Excessive Deferral */
  1963. XM_ST_BURST = 1<<9, /* Bit 9: p. xmitted in burst md*/
  1964. XM_ST_DEFER = 1<<8, /* Bit 8: packet was defered */
  1965. XM_ST_BC = 1<<7, /* Bit 7: Broadcast packet */
  1966. XM_ST_MC = 1<<6, /* Bit 6: Multicast packet */
  1967. XM_ST_UC = 1<<5, /* Bit 5: Unicast packet */
  1968. XM_ST_TX_UR = 1<<4, /* Bit 4: FIFO Underrun occured */
  1969. XM_ST_CS_ERR = 1<<3, /* Bit 3: Carrier Sense Error */
  1970. XM_ST_LAT_COL = 1<<2, /* Bit 2: Late Collision Error */
  1971. XM_ST_MUL_COL = 1<<1, /* Bit 1: Multiple Collisions */
  1972. XM_ST_SGN_COL = 1<<0, /* Bit 0: Single Collision */
  1973. };
  1974. /* XM_RX_LO_WM 16 bit r/w Receive Low Water Mark */
  1975. /* XM_RX_HI_WM 16 bit r/w Receive High Water Mark */
  1976. #define XM_RX_WM_MSK 0x03ff /* Bit 11.. 0: Rx FIFO Watermark bits */
  1977. /* XM_DEV_ID 32 bit r/o Device ID Register */
  1978. #define XM_DEV_OUI (0x00ffffffUL<<8) /* Bit 31..8: Device OUI */
  1979. #define XM_DEV_REV (0x07L << 5) /* Bit 7..5: Chip Rev Num */
  1980. /* XM_MODE 32 bit r/w Mode Register */
  1981. enum {
  1982. XM_MD_ENA_REJ = 1<<26, /* Bit 26: Enable Frame Reject */
  1983. XM_MD_SPOE_E = 1<<25, /* Bit 25: Send Pause on Edge */
  1984. /* extern generated */
  1985. XM_MD_TX_REP = 1<<24, /* Bit 24: Transmit Repeater Mode */
  1986. XM_MD_SPOFF_I = 1<<23, /* Bit 23: Send Pause on FIFO full */
  1987. /* intern generated */
  1988. XM_MD_LE_STW = 1<<22, /* Bit 22: Rx Stat Word in Little Endian */
  1989. XM_MD_TX_CONT = 1<<21, /* Bit 21: Send Continuous */
  1990. XM_MD_TX_PAUSE = 1<<20, /* Bit 20: (sc) Send Pause Frame */
  1991. XM_MD_ATS = 1<<19, /* Bit 19: Append Time Stamp */
  1992. XM_MD_SPOL_I = 1<<18, /* Bit 18: Send Pause on Low */
  1993. /* intern generated */
  1994. XM_MD_SPOH_I = 1<<17, /* Bit 17: Send Pause on High */
  1995. /* intern generated */
  1996. XM_MD_CAP = 1<<16, /* Bit 16: Check Address Pair */
  1997. XM_MD_ENA_HASH = 1<<15, /* Bit 15: Enable Hashing */
  1998. XM_MD_CSA = 1<<14, /* Bit 14: Check Station Address */
  1999. XM_MD_CAA = 1<<13, /* Bit 13: Check Address Array */
  2000. XM_MD_RX_MCTRL = 1<<12, /* Bit 12: Rx MAC Control Frame */
  2001. XM_MD_RX_RUNT = 1<<11, /* Bit 11: Rx Runt Frames */
  2002. XM_MD_RX_IRLE = 1<<10, /* Bit 10: Rx in Range Len Err Frame */
  2003. XM_MD_RX_LONG = 1<<9, /* Bit 9: Rx Long Frame */
  2004. XM_MD_RX_CRCE = 1<<8, /* Bit 8: Rx CRC Error Frame */
  2005. XM_MD_RX_ERR = 1<<7, /* Bit 7: Rx Error Frame */
  2006. XM_MD_DIS_UC = 1<<6, /* Bit 6: Disable Rx Unicast */
  2007. XM_MD_DIS_MC = 1<<5, /* Bit 5: Disable Rx Multicast */
  2008. XM_MD_DIS_BC = 1<<4, /* Bit 4: Disable Rx Broadcast */
  2009. XM_MD_ENA_PROM = 1<<3, /* Bit 3: Enable Promiscuous */
  2010. XM_MD_ENA_BE = 1<<2, /* Bit 2: Enable Big Endian */
  2011. XM_MD_FTF = 1<<1, /* Bit 1: (sc) Flush Tx FIFO */
  2012. XM_MD_FRF = 1<<0, /* Bit 0: (sc) Flush Rx FIFO */
  2013. };
  2014. #define XM_PAUSE_MODE (XM_MD_SPOE_E | XM_MD_SPOL_I | XM_MD_SPOH_I)
  2015. #define XM_DEF_MODE (XM_MD_RX_RUNT | XM_MD_RX_IRLE | XM_MD_RX_LONG |\
  2016. XM_MD_RX_CRCE | XM_MD_RX_ERR | XM_MD_CSA)
  2017. /* XM_STAT_CMD 16 bit r/w Statistics Command Register */
  2018. enum {
  2019. XM_SC_SNP_RXC = 1<<5, /* Bit 5: (sc) Snap Rx Counters */
  2020. XM_SC_SNP_TXC = 1<<4, /* Bit 4: (sc) Snap Tx Counters */
  2021. XM_SC_CP_RXC = 1<<3, /* Bit 3: Copy Rx Counters Continuously */
  2022. XM_SC_CP_TXC = 1<<2, /* Bit 2: Copy Tx Counters Continuously */
  2023. XM_SC_CLR_RXC = 1<<1, /* Bit 1: (sc) Clear Rx Counters */
  2024. XM_SC_CLR_TXC = 1<<0, /* Bit 0: (sc) Clear Tx Counters */
  2025. };
  2026. /* XM_RX_CNT_EV 32 bit r/o Rx Counter Event Register */
  2027. /* XM_RX_EV_MSK 32 bit r/w Rx Counter Event Mask */
  2028. enum {
  2029. XMR_MAX_SZ_OV = 1<<31, /* Bit 31: 1024-MaxSize Rx Cnt Ov*/
  2030. XMR_1023B_OV = 1<<30, /* Bit 30: 512-1023Byte Rx Cnt Ov*/
  2031. XMR_511B_OV = 1<<29, /* Bit 29: 256-511 Byte Rx Cnt Ov*/
  2032. XMR_255B_OV = 1<<28, /* Bit 28: 128-255 Byte Rx Cnt Ov*/
  2033. XMR_127B_OV = 1<<27, /* Bit 27: 65-127 Byte Rx Cnt Ov */
  2034. XMR_64B_OV = 1<<26, /* Bit 26: 64 Byte Rx Cnt Ov */
  2035. XMR_UTIL_OV = 1<<25, /* Bit 25: Rx Util Cnt Overflow */
  2036. XMR_UTIL_UR = 1<<24, /* Bit 24: Rx Util Cnt Underrun */
  2037. XMR_CEX_ERR_OV = 1<<23, /* Bit 23: CEXT Err Cnt Ov */
  2038. XMR_FCS_ERR_OV = 1<<21, /* Bit 21: Rx FCS Error Cnt Ov */
  2039. XMR_LNG_ERR_OV = 1<<20, /* Bit 20: Rx too Long Err Cnt Ov*/
  2040. XMR_RUNT_OV = 1<<19, /* Bit 19: Runt Event Cnt Ov */
  2041. XMR_SHT_ERR_OV = 1<<18, /* Bit 18: Rx Short Ev Err Cnt Ov*/
  2042. XMR_SYM_ERR_OV = 1<<17, /* Bit 17: Rx Sym Err Cnt Ov */
  2043. XMR_CAR_ERR_OV = 1<<15, /* Bit 15: Rx Carr Ev Err Cnt Ov */
  2044. XMR_JAB_PKT_OV = 1<<14, /* Bit 14: Rx Jabb Packet Cnt Ov */
  2045. XMR_FIFO_OV = 1<<13, /* Bit 13: Rx FIFO Ov Ev Cnt Ov */
  2046. XMR_FRA_ERR_OV = 1<<12, /* Bit 12: Rx Framing Err Cnt Ov */
  2047. XMR_FMISS_OV = 1<<11, /* Bit 11: Rx Missed Ev Cnt Ov */
  2048. XMR_BURST = 1<<10, /* Bit 10: Rx Burst Event Cnt Ov */
  2049. XMR_INV_MOC = 1<<9, /* Bit 9: Rx with inv. MAC OC Ov*/
  2050. XMR_INV_MP = 1<<8, /* Bit 8: Rx inv Pause Frame Ov */
  2051. XMR_MCTRL_OV = 1<<7, /* Bit 7: Rx MAC Ctrl-F Cnt Ov */
  2052. XMR_MPAUSE_OV = 1<<6, /* Bit 6: Rx Pause MAC Ctrl-F Ov*/
  2053. XMR_UC_OK_OV = 1<<5, /* Bit 5: Rx Unicast Frame CntOv*/
  2054. XMR_MC_OK_OV = 1<<4, /* Bit 4: Rx Multicast Cnt Ov */
  2055. XMR_BC_OK_OV = 1<<3, /* Bit 3: Rx Broadcast Cnt Ov */
  2056. XMR_OK_LO_OV = 1<<2, /* Bit 2: Octets Rx OK Low CntOv*/
  2057. XMR_OK_HI_OV = 1<<1, /* Bit 1: Octets Rx OK Hi Cnt Ov*/
  2058. XMR_OK_OV = 1<<0, /* Bit 0: Frames Received Ok Ov */
  2059. };
  2060. #define XMR_DEF_MSK (XMR_OK_LO_OV | XMR_OK_HI_OV)
  2061. /* XM_TX_CNT_EV 32 bit r/o Tx Counter Event Register */
  2062. /* XM_TX_EV_MSK 32 bit r/w Tx Counter Event Mask */
  2063. enum {
  2064. XMT_MAX_SZ_OV = 1<<25, /* Bit 25: 1024-MaxSize Tx Cnt Ov*/
  2065. XMT_1023B_OV = 1<<24, /* Bit 24: 512-1023Byte Tx Cnt Ov*/
  2066. XMT_511B_OV = 1<<23, /* Bit 23: 256-511 Byte Tx Cnt Ov*/
  2067. XMT_255B_OV = 1<<22, /* Bit 22: 128-255 Byte Tx Cnt Ov*/
  2068. XMT_127B_OV = 1<<21, /* Bit 21: 65-127 Byte Tx Cnt Ov */
  2069. XMT_64B_OV = 1<<20, /* Bit 20: 64 Byte Tx Cnt Ov */
  2070. XMT_UTIL_OV = 1<<19, /* Bit 19: Tx Util Cnt Overflow */
  2071. XMT_UTIL_UR = 1<<18, /* Bit 18: Tx Util Cnt Underrun */
  2072. XMT_CS_ERR_OV = 1<<17, /* Bit 17: Tx Carr Sen Err Cnt Ov*/
  2073. XMT_FIFO_UR_OV = 1<<16, /* Bit 16: Tx FIFO Ur Ev Cnt Ov */
  2074. XMT_EX_DEF_OV = 1<<15, /* Bit 15: Tx Ex Deferall Cnt Ov */
  2075. XMT_DEF = 1<<14, /* Bit 14: Tx Deferred Cnt Ov */
  2076. XMT_LAT_COL_OV = 1<<13, /* Bit 13: Tx Late Col Cnt Ov */
  2077. XMT_ABO_COL_OV = 1<<12, /* Bit 12: Tx abo dueto Ex Col Ov*/
  2078. XMT_MUL_COL_OV = 1<<11, /* Bit 11: Tx Mult Col Cnt Ov */
  2079. XMT_SNG_COL = 1<<10, /* Bit 10: Tx Single Col Cnt Ov */
  2080. XMT_MCTRL_OV = 1<<9, /* Bit 9: Tx MAC Ctrl Counter Ov*/
  2081. XMT_MPAUSE = 1<<8, /* Bit 8: Tx Pause MAC Ctrl-F Ov*/
  2082. XMT_BURST = 1<<7, /* Bit 7: Tx Burst Event Cnt Ov */
  2083. XMT_LONG = 1<<6, /* Bit 6: Tx Long Frame Cnt Ov */
  2084. XMT_UC_OK_OV = 1<<5, /* Bit 5: Tx Unicast Cnt Ov */
  2085. XMT_MC_OK_OV = 1<<4, /* Bit 4: Tx Multicast Cnt Ov */
  2086. XMT_BC_OK_OV = 1<<3, /* Bit 3: Tx Broadcast Cnt Ov */
  2087. XMT_OK_LO_OV = 1<<2, /* Bit 2: Octets Tx OK Low CntOv*/
  2088. XMT_OK_HI_OV = 1<<1, /* Bit 1: Octets Tx OK Hi Cnt Ov*/
  2089. XMT_OK_OV = 1<<0, /* Bit 0: Frames Tx Ok Ov */
  2090. };
  2091. #define XMT_DEF_MSK (XMT_OK_LO_OV | XMT_OK_HI_OV)
  2092. struct skge_rx_desc {
  2093. u32 control;
  2094. u32 next_offset;
  2095. u32 dma_lo;
  2096. u32 dma_hi;
  2097. u32 status;
  2098. u32 timestamp;
  2099. u16 csum2;
  2100. u16 csum1;
  2101. u16 csum2_start;
  2102. u16 csum1_start;
  2103. };
  2104. struct skge_tx_desc {
  2105. u32 control;
  2106. u32 next_offset;
  2107. u32 dma_lo;
  2108. u32 dma_hi;
  2109. u32 status;
  2110. u32 csum_offs;
  2111. u16 csum_write;
  2112. u16 csum_start;
  2113. u32 rsvd;
  2114. };
  2115. struct skge_element {
  2116. struct skge_element *next;
  2117. void *desc;
  2118. struct sk_buff *skb;
  2119. DECLARE_PCI_UNMAP_ADDR(mapaddr);
  2120. DECLARE_PCI_UNMAP_LEN(maplen);
  2121. };
  2122. struct skge_ring {
  2123. struct skge_element *to_clean;
  2124. struct skge_element *to_use;
  2125. struct skge_element *start;
  2126. unsigned long count;
  2127. };
  2128. struct skge_hw {
  2129. void __iomem *regs;
  2130. struct pci_dev *pdev;
  2131. spinlock_t hw_lock;
  2132. u32 intr_mask;
  2133. struct net_device *dev[2];
  2134. u8 chip_id;
  2135. u8 chip_rev;
  2136. u8 copper;
  2137. u8 ports;
  2138. u8 phy_type;
  2139. u32 ram_size;
  2140. u32 ram_offset;
  2141. u16 phy_addr;
  2142. spinlock_t phy_lock;
  2143. struct tasklet_struct phy_task;
  2144. };
  2145. enum pause_control {
  2146. FLOW_MODE_NONE = 1, /* No Flow-Control */
  2147. FLOW_MODE_LOC_SEND = 2, /* Local station sends PAUSE */
  2148. FLOW_MODE_SYMMETRIC = 3, /* Both stations may send PAUSE */
  2149. FLOW_MODE_SYM_OR_REM = 4, /* Both stations may send PAUSE or
  2150. * just the remote station may send PAUSE
  2151. */
  2152. };
  2153. enum pause_status {
  2154. FLOW_STAT_INDETERMINATED=0, /* indeterminated */
  2155. FLOW_STAT_NONE, /* No Flow Control */
  2156. FLOW_STAT_REM_SEND, /* Remote Station sends PAUSE */
  2157. FLOW_STAT_LOC_SEND, /* Local station sends PAUSE */
  2158. FLOW_STAT_SYMMETRIC, /* Both station may send PAUSE */
  2159. };
  2160. struct skge_port {
  2161. u32 msg_enable;
  2162. struct skge_hw *hw;
  2163. struct net_device *netdev;
  2164. int port;
  2165. struct skge_ring tx_ring;
  2166. struct skge_ring rx_ring;
  2167. struct net_device_stats net_stats;
  2168. struct timer_list link_timer;
  2169. enum pause_control flow_control;
  2170. enum pause_status flow_status;
  2171. u8 rx_csum;
  2172. u8 blink_on;
  2173. u8 wol;
  2174. u8 autoneg; /* AUTONEG_ENABLE, AUTONEG_DISABLE */
  2175. u8 duplex; /* DUPLEX_HALF, DUPLEX_FULL */
  2176. u16 speed; /* SPEED_1000, SPEED_100, ... */
  2177. u32 advertising;
  2178. void *mem; /* PCI memory for rings */
  2179. dma_addr_t dma;
  2180. unsigned long mem_size;
  2181. unsigned int rx_buf_size;
  2182. };
  2183. /* Register accessor for memory mapped device */
  2184. static inline u32 skge_read32(const struct skge_hw *hw, int reg)
  2185. {
  2186. return readl(hw->regs + reg);
  2187. }
  2188. static inline u16 skge_read16(const struct skge_hw *hw, int reg)
  2189. {
  2190. return readw(hw->regs + reg);
  2191. }
  2192. static inline u8 skge_read8(const struct skge_hw *hw, int reg)
  2193. {
  2194. return readb(hw->regs + reg);
  2195. }
  2196. static inline void skge_write32(const struct skge_hw *hw, int reg, u32 val)
  2197. {
  2198. writel(val, hw->regs + reg);
  2199. }
  2200. static inline void skge_write16(const struct skge_hw *hw, int reg, u16 val)
  2201. {
  2202. writew(val, hw->regs + reg);
  2203. }
  2204. static inline void skge_write8(const struct skge_hw *hw, int reg, u8 val)
  2205. {
  2206. writeb(val, hw->regs + reg);
  2207. }
  2208. /* MAC Related Registers inside the device. */
  2209. #define SK_REG(port,reg) (((port)<<7)+(u16)(reg))
  2210. #define SK_XMAC_REG(port, reg) \
  2211. ((BASE_XMAC_1 + (port) * (BASE_XMAC_2 - BASE_XMAC_1)) | (reg) << 1)
  2212. static inline u32 xm_read32(const struct skge_hw *hw, int port, int reg)
  2213. {
  2214. u32 v;
  2215. v = skge_read16(hw, SK_XMAC_REG(port, reg));
  2216. v |= (u32)skge_read16(hw, SK_XMAC_REG(port, reg+2)) << 16;
  2217. return v;
  2218. }
  2219. static inline u16 xm_read16(const struct skge_hw *hw, int port, int reg)
  2220. {
  2221. return skge_read16(hw, SK_XMAC_REG(port,reg));
  2222. }
  2223. static inline void xm_write32(const struct skge_hw *hw, int port, int r, u32 v)
  2224. {
  2225. skge_write16(hw, SK_XMAC_REG(port,r), v & 0xffff);
  2226. skge_write16(hw, SK_XMAC_REG(port,r+2), v >> 16);
  2227. }
  2228. static inline void xm_write16(const struct skge_hw *hw, int port, int r, u16 v)
  2229. {
  2230. skge_write16(hw, SK_XMAC_REG(port,r), v);
  2231. }
  2232. static inline void xm_outhash(const struct skge_hw *hw, int port, int reg,
  2233. const u8 *hash)
  2234. {
  2235. xm_write16(hw, port, reg, (u16)hash[0] | ((u16)hash[1] << 8));
  2236. xm_write16(hw, port, reg+2, (u16)hash[2] | ((u16)hash[3] << 8));
  2237. xm_write16(hw, port, reg+4, (u16)hash[4] | ((u16)hash[5] << 8));
  2238. xm_write16(hw, port, reg+6, (u16)hash[6] | ((u16)hash[7] << 8));
  2239. }
  2240. static inline void xm_outaddr(const struct skge_hw *hw, int port, int reg,
  2241. const u8 *addr)
  2242. {
  2243. xm_write16(hw, port, reg, (u16)addr[0] | ((u16)addr[1] << 8));
  2244. xm_write16(hw, port, reg+2, (u16)addr[2] | ((u16)addr[3] << 8));
  2245. xm_write16(hw, port, reg+4, (u16)addr[4] | ((u16)addr[5] << 8));
  2246. }
  2247. #define SK_GMAC_REG(port,reg) \
  2248. (BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))
  2249. static inline u16 gma_read16(const struct skge_hw *hw, int port, int reg)
  2250. {
  2251. return skge_read16(hw, SK_GMAC_REG(port,reg));
  2252. }
  2253. static inline u32 gma_read32(const struct skge_hw *hw, int port, int reg)
  2254. {
  2255. return (u32) skge_read16(hw, SK_GMAC_REG(port,reg))
  2256. | ((u32)skge_read16(hw, SK_GMAC_REG(port,reg+4)) << 16);
  2257. }
  2258. static inline void gma_write16(const struct skge_hw *hw, int port, int r, u16 v)
  2259. {
  2260. skge_write16(hw, SK_GMAC_REG(port,r), v);
  2261. }
  2262. static inline void gma_set_addr(struct skge_hw *hw, int port, int reg,
  2263. const u8 *addr)
  2264. {
  2265. gma_write16(hw, port, reg, (u16) addr[0] | ((u16) addr[1] << 8));
  2266. gma_write16(hw, port, reg+4,(u16) addr[2] | ((u16) addr[3] << 8));
  2267. gma_write16(hw, port, reg+8,(u16) addr[4] | ((u16) addr[5] << 8));
  2268. }
  2269. #endif