digiPCI.h 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*************************************************************************
  2. * Defines and structure definitions for PCI BIOS Interface
  3. *************************************************************************/
  4. #define PCIMAX 32 /* maximum number of PCI boards */
  5. #define PCI_VENDOR_DIGI 0x114F
  6. #define PCI_DEVICE_EPC 0x0002
  7. #define PCI_DEVICE_RIGHTSWITCH 0x0003 /* For testing */
  8. #define PCI_DEVICE_XEM 0x0004
  9. #define PCI_DEVICE_XR 0x0005
  10. #define PCI_DEVICE_CX 0x0006
  11. #define PCI_DEVICE_XRJ 0x0009 /* Jupiter boards with */
  12. #define PCI_DEVICE_EPCJ 0x000a /* PLX 9060 chip for PCI */
  13. /*
  14. * On the PCI boards, there is no IO space allocated
  15. * The I/O registers will be in the first 3 bytes of the
  16. * upper 2MB of the 4MB memory space. The board memory
  17. * will be mapped into the low 2MB of the 4MB memory space
  18. */
  19. /* Potential location of PCI Bios from E0000 to FFFFF*/
  20. #define PCI_BIOS_SIZE 0x00020000
  21. /* Size of Memory and I/O for PCI (4MB) */
  22. #define PCI_RAM_SIZE 0x00400000
  23. /* Size of Memory (2MB) */
  24. #define PCI_MEM_SIZE 0x00200000
  25. /* Offset of I/0 in Memory (2MB) */
  26. #define PCI_IO_OFFSET 0x00200000
  27. #define MEMOUTB(basemem, pnum, setmemval) *(caddr_t)((basemem) + ( PCI_IO_OFFSET | pnum << 4 | pnum )) = (setmemval)
  28. #define MEMINB(basemem, pnum) *(caddr_t)((basemem) + (PCI_IO_OFFSET | pnum << 4 | pnum )) /* for PCI I/O */