tlb-v6.S 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * linux/arch/arm/mm/tlb-v6.S
  3. *
  4. * Copyright (C) 1997-2002 Russell King
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * ARM architecture version 6 TLB handling functions.
  11. * These assume a split I/D TLB.
  12. */
  13. #include <linux/linkage.h>
  14. #include <asm/asm-offsets.h>
  15. #include <asm/page.h>
  16. #include <asm/tlbflush.h>
  17. #include "proc-macros.S"
  18. #define HARVARD_TLB
  19. /*
  20. * v6wbi_flush_user_tlb_range(start, end, vma)
  21. *
  22. * Invalidate a range of TLB entries in the specified address space.
  23. *
  24. * - start - start address (may not be aligned)
  25. * - end - end address (exclusive, may not be aligned)
  26. * - vma - vma_struct describing address range
  27. *
  28. * It is assumed that:
  29. * - the "Invalidate single entry" instruction will invalidate
  30. * both the I and the D TLBs on Harvard-style TLBs
  31. */
  32. ENTRY(v6wbi_flush_user_tlb_range)
  33. vma_vm_mm r3, r2 @ get vma->vm_mm
  34. mov ip, #0
  35. mmid r3, r3 @ get vm_mm->context.id
  36. mcr p15, 0, ip, c7, c10, 4 @ drain write buffer
  37. mov r0, r0, lsr #PAGE_SHIFT @ align address
  38. mov r1, r1, lsr #PAGE_SHIFT
  39. asid r3, r3 @ mask ASID
  40. orr r0, r3, r0, lsl #PAGE_SHIFT @ Create initial MVA
  41. mov r1, r1, lsl #PAGE_SHIFT
  42. vma_vm_flags r2, r2 @ get vma->vm_flags
  43. 1:
  44. #ifdef HARVARD_TLB
  45. mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA (was 1)
  46. tst r2, #VM_EXEC @ Executable area ?
  47. mcrne p15, 0, r0, c8, c5, 1 @ TLB invalidate I MVA (was 1)
  48. #else
  49. mcr p15, 0, r0, c8, c7, 1 @ TLB invalidate MVA (was 1)
  50. #endif
  51. add r0, r0, #PAGE_SZ
  52. cmp r0, r1
  53. blo 1b
  54. mcr p15, 0, ip, c7, c5, 6 @ flush BTAC/BTB
  55. mcr p15, 0, ip, c7, c10, 4 @ data synchronization barrier
  56. mov pc, lr
  57. /*
  58. * v6wbi_flush_kern_tlb_range(start,end)
  59. *
  60. * Invalidate a range of kernel TLB entries
  61. *
  62. * - start - start address (may not be aligned)
  63. * - end - end address (exclusive, may not be aligned)
  64. */
  65. ENTRY(v6wbi_flush_kern_tlb_range)
  66. mov r2, #0
  67. mcr p15, 0, r2, c7, c10, 4 @ drain write buffer
  68. mov r0, r0, lsr #PAGE_SHIFT @ align address
  69. mov r1, r1, lsr #PAGE_SHIFT
  70. mov r0, r0, lsl #PAGE_SHIFT
  71. mov r1, r1, lsl #PAGE_SHIFT
  72. 1:
  73. #ifdef HARVARD_TLB
  74. mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA
  75. mcr p15, 0, r0, c8, c5, 1 @ TLB invalidate I MVA
  76. #else
  77. mcr p15, 0, r0, c8, c7, 1 @ TLB invalidate MVA
  78. #endif
  79. add r0, r0, #PAGE_SZ
  80. cmp r0, r1
  81. blo 1b
  82. mcr p15, 0, r2, c7, c5, 6 @ flush BTAC/BTB
  83. mcr p15, 0, r2, c7, c10, 4 @ data synchronization barrier
  84. mcr p15, 0, r2, c7, c5, 4 @ prefetch flush
  85. mov pc, lr
  86. .section ".text.init", #alloc, #execinstr
  87. .type v6wbi_tlb_fns, #object
  88. ENTRY(v6wbi_tlb_fns)
  89. .long v6wbi_flush_user_tlb_range
  90. .long v6wbi_flush_kern_tlb_range
  91. .long v6wbi_tlb_flags
  92. .size v6wbi_tlb_fns, . - v6wbi_tlb_fns