arch-kev7a400.c 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /* arch/arm/mach-lh7a40x/arch-kev7a400.c
  2. *
  3. * Copyright (C) 2004 Logic Product Development
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * version 2 as published by the Free Software Foundation.
  8. *
  9. */
  10. #include <linux/tty.h>
  11. #include <linux/init.h>
  12. #include <linux/device.h>
  13. #include <linux/interrupt.h>
  14. #include <asm/hardware.h>
  15. #include <asm/setup.h>
  16. #include <asm/mach-types.h>
  17. #include <asm/mach/arch.h>
  18. #include <asm/irq.h>
  19. #include <asm/mach/irq.h>
  20. #include <asm/mach/map.h>
  21. #include "common.h"
  22. /* This function calls the board specific IRQ initialization function. */
  23. static struct map_desc kev7a400_io_desc[] __initdata = {
  24. {
  25. .virtual = IO_VIRT,
  26. .pfn = __phys_to_pfn(IO_PHYS),
  27. .length = IO_SIZE,
  28. .type = MT_DEVICE
  29. }, {
  30. .virtual = CPLD_VIRT,
  31. .pfn = __phys_to_pfn(CPLD_PHYS),
  32. .length = CPLD_SIZE,
  33. .type = MT_DEVICE
  34. }
  35. };
  36. void __init kev7a400_map_io(void)
  37. {
  38. iotable_init (kev7a400_io_desc, ARRAY_SIZE (kev7a400_io_desc));
  39. }
  40. static u16 CPLD_IRQ_mask; /* Mask for CPLD IRQs, 1 == unmasked */
  41. static void kev7a400_ack_cpld_irq (u32 irq)
  42. {
  43. CPLD_CL_INT = 1 << (irq - IRQ_KEV7A400_CPLD);
  44. }
  45. static void kev7a400_mask_cpld_irq (u32 irq)
  46. {
  47. CPLD_IRQ_mask &= ~(1 << (irq - IRQ_KEV7A400_CPLD));
  48. CPLD_WR_PB_INT_MASK = CPLD_IRQ_mask;
  49. }
  50. static void kev7a400_unmask_cpld_irq (u32 irq)
  51. {
  52. CPLD_IRQ_mask |= 1 << (irq - IRQ_KEV7A400_CPLD);
  53. CPLD_WR_PB_INT_MASK = CPLD_IRQ_mask;
  54. }
  55. static struct irq_chip kev7a400_cpld_chip = {
  56. .name = "CPLD",
  57. .ack = kev7a400_ack_cpld_irq,
  58. .mask = kev7a400_mask_cpld_irq,
  59. .unmask = kev7a400_unmask_cpld_irq,
  60. };
  61. static void kev7a400_cpld_handler (unsigned int irq, struct irq_desc *desc)
  62. {
  63. u32 mask = CPLD_LATCHED_INTS;
  64. irq = IRQ_KEV7A400_CPLD;
  65. for (; mask; mask >>= 1, ++irq) {
  66. if (mask & 1)
  67. desc[irq].handle (irq, desc);
  68. }
  69. }
  70. void __init lh7a40x_init_board_irq (void)
  71. {
  72. int irq;
  73. for (irq = IRQ_KEV7A400_CPLD;
  74. irq < IRQ_KEV7A400_CPLD + NR_IRQ_BOARD; ++irq) {
  75. set_irq_chip (irq, &kev7a400_cpld_chip);
  76. set_irq_handler (irq, handle_edge_irq);
  77. set_irq_flags (irq, IRQF_VALID);
  78. }
  79. set_irq_chained_handler (IRQ_CPLD, kev7a400_cpld_handler);
  80. /* Clear all CPLD interrupts */
  81. CPLD_CL_INT = 0xff; /* CPLD_INTR_MMC_CD | CPLD_INTR_ETH_INT; */
  82. GPIO_GPIOINTEN = 0; /* Disable all GPIO interrupts */
  83. barrier();
  84. #if 0
  85. GPIO_INTTYPE1
  86. = (GPIO_INTR_PCC1_CD | GPIO_INTR_PCC1_CD); /* Edge trig. */
  87. GPIO_INTTYPE2 = 0; /* Falling edge & low-level */
  88. GPIO_GPIOFEOI = 0xff; /* Clear all GPIO interrupts */
  89. GPIO_GPIOINTEN = 0xff; /* Enable all GPIO interrupts */
  90. init_FIQ();
  91. #endif
  92. }
  93. MACHINE_START (KEV7A400, "Sharp KEV7a400")
  94. /* Maintainer: Marc Singer */
  95. .phys_io = 0x80000000,
  96. .io_pg_offst = ((io_p2v (0x80000000))>>18) & 0xfffc,
  97. .boot_params = 0xc0000100,
  98. .map_io = kev7a400_map_io,
  99. .init_irq = lh7a400_init_irq,
  100. .timer = &lh7a40x_timer,
  101. MACHINE_END