iq81340mc.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /*
  2. * iq81340mc board support
  3. * Copyright (c) 2005-2006, Intel Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms and conditions of the GNU General Public License,
  7. * version 2, as published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
  16. * Place - Suite 330, Boston, MA 02111-1307 USA.
  17. *
  18. */
  19. #include <linux/pci.h>
  20. #include <asm/hardware.h>
  21. #include <asm/irq.h>
  22. #include <asm/mach/pci.h>
  23. #include <asm/mach-types.h>
  24. #include <asm/mach/arch.h>
  25. #include <asm/arch/pci.h>
  26. #include <asm/mach/time.h>
  27. #include <asm/arch/time.h>
  28. extern int init_atu; /* Flag to select which ATU(s) to initialize / disable */
  29. static int __init
  30. iq81340mc_pcix_map_irq(struct pci_dev *dev, u8 idsel, u8 pin)
  31. {
  32. switch (idsel) {
  33. case 1:
  34. switch (pin) {
  35. case 1: return ATUX_INTB;
  36. case 2: return ATUX_INTC;
  37. case 3: return ATUX_INTD;
  38. case 4: return ATUX_INTA;
  39. default: return -1;
  40. }
  41. case 2:
  42. switch (pin) {
  43. case 1: return ATUX_INTC;
  44. case 2: return ATUX_INTD;
  45. case 3: return ATUX_INTC;
  46. case 4: return ATUX_INTD;
  47. default: return -1;
  48. }
  49. default: return -1;
  50. }
  51. }
  52. static struct hw_pci iq81340mc_pci __initdata = {
  53. .swizzle = pci_std_swizzle,
  54. .nr_controllers = 0,
  55. .setup = iop13xx_pci_setup,
  56. .map_irq = iq81340mc_pcix_map_irq,
  57. .scan = iop13xx_scan_bus,
  58. .preinit = iop13xx_pci_init,
  59. };
  60. static int __init iq81340mc_pci_init(void)
  61. {
  62. iop13xx_atu_select(&iq81340mc_pci);
  63. pci_common_init(&iq81340mc_pci);
  64. iop13xx_map_pci_memory();
  65. return 0;
  66. }
  67. static void __init iq81340mc_init(void)
  68. {
  69. iop13xx_platform_init();
  70. iq81340mc_pci_init();
  71. }
  72. static void __init iq81340mc_timer_init(void)
  73. {
  74. iop_init_time(400000000);
  75. }
  76. static struct sys_timer iq81340mc_timer = {
  77. .init = iq81340mc_timer_init,
  78. .offset = iop_gettimeoffset,
  79. };
  80. MACHINE_START(IQ81340MC, "Intel IQ81340MC")
  81. /* Maintainer: Dan Williams <dan.j.williams@intel.com> */
  82. .phys_io = IOP13XX_PMMR_PHYS_MEM_BASE,
  83. .io_pg_offst = (IOP13XX_PMMR_VIRT_MEM_BASE >> 18) & 0xfffc,
  84. .boot_params = 0x00000100,
  85. .map_io = iop13xx_map_io,
  86. .init_irq = iop13xx_init_irq,
  87. .timer = &iq81340mc_timer,
  88. .init_machine = iq81340mc_init,
  89. MACHINE_END