main.c 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315
  1. #include <arm/NXP/LPC17xx/LPC17xx.h>
  2. #include <string.h>
  3. #include "config.h"
  4. #include "obj/autoconf.h"
  5. #include "clock.h"
  6. #include "uart.h"
  7. #include "bits.h"
  8. #include "power.h"
  9. #include "timer.h"
  10. #include "ff.h"
  11. #include "diskio.h"
  12. #include "spi.h"
  13. #include "fileops.h"
  14. #include "fpga.h"
  15. #include "fpga_spi.h"
  16. #include "filetypes.h"
  17. #include "memory.h"
  18. #include "snes.h"
  19. #include "led.h"
  20. #include "sort.h"
  21. #include "cic.h"
  22. #include "tests.h"
  23. #include "cli.h"
  24. #include "sdnative.h"
  25. #include "crc.h"
  26. #include "smc.h"
  27. #include "msu1.h"
  28. #include "rtc.h"
  29. #include "sysinfo.h"
  30. #define EMC0TOGGLE (3<<4)
  31. #define MR0R (1<<1)
  32. int i;
  33. int sd_offload = 0, ff_sd_offload = 0, sd_offload_tgt = 0;
  34. int sd_offload_partial = 0;
  35. int sd_offload_start_mid = 0;
  36. int sd_offload_end_mid = 0;
  37. uint16_t sd_offload_partial_start = 0;
  38. uint16_t sd_offload_partial_end = 0;
  39. volatile enum diskstates disk_state;
  40. extern volatile tick_t ticks;
  41. extern snes_romprops_t romprops;
  42. extern volatile int reset_changed;
  43. enum system_states {
  44. SYS_RTC_STATUS = 0
  45. };
  46. int main(void) {
  47. LPC_GPIO2->FIODIR = BV(4) | BV(5);
  48. LPC_GPIO1->FIODIR = BV(23) | BV(SNES_CIC_PAIR_BIT);
  49. BITBAND(SNES_CIC_PAIR_REG->FIOSET, SNES_CIC_PAIR_BIT) = 1;
  50. LPC_GPIO0->FIODIR = BV(16);
  51. /* connect UART3 on P0[25:26] + SSP0 on P0[15:18] + MAT3.0 on P0[10] */
  52. LPC_PINCON->PINSEL1 = BV(18) | BV(19) | BV(20) | BV(21) /* UART3 */
  53. | BV(3) | BV(5); /* SSP0 (FPGA) except SS */
  54. LPC_PINCON->PINSEL0 = BV(31); /* SSP0 */
  55. /* | BV(13) | BV(15) | BV(17) | BV(19) SSP1 (SD) */
  56. /* pull-down CIC data lines */
  57. LPC_PINCON->PINMODE0 = BV(0) | BV(1) | BV(2) | BV(3);
  58. clock_disconnect();
  59. snes_init();
  60. snes_reset(1);
  61. power_init();
  62. timer_init();
  63. uart_init();
  64. fpga_spi_init();
  65. spi_preinit();
  66. led_init();
  67. /* do this last because the peripheral init()s change PCLK dividers */
  68. clock_init();
  69. LPC_PINCON->PINSEL0 |= BV(20) | BV(21); /* MAT3.0 (FPGA clock) */
  70. led_pwm();
  71. sdn_init();
  72. printf("\n\nsd2snes mk.2\n============\nfw ver.: " CONFIG_VERSION "\ncpu clock: %d Hz\n", CONFIG_CPU_FREQUENCY);
  73. printf("PCONP=%lx\n", LPC_SC->PCONP);
  74. file_init();
  75. cic_init(0);
  76. /* setup timer (fpga clk) */
  77. LPC_TIM3->CTCR=0;
  78. LPC_TIM3->EMR=EMC0TOGGLE;
  79. LPC_TIM3->MCR=MR0R;
  80. LPC_TIM3->MR0=1;
  81. LPC_TIM3->TCR=1;
  82. fpga_init();
  83. fpga_rompgm();
  84. sram_writebyte(0, SRAM_CMD_ADDR);
  85. while(1) {
  86. if(disk_state == DISK_CHANGED) {
  87. sdn_init();
  88. newcard = 1;
  89. }
  90. load_bootrle(SRAM_MENU_ADDR);
  91. set_saveram_mask(0x1fff);
  92. set_rom_mask(0x3fffff);
  93. set_mapper(0x7);
  94. snes_reset(0);
  95. while(get_cic_state() == CIC_FAIL) {
  96. rdyled(0);
  97. readled(0);
  98. writeled(0);
  99. delay_ms(500);
  100. rdyled(1);
  101. readled(1);
  102. writeled(1);
  103. delay_ms(500);
  104. }
  105. /* some sanity checks */
  106. uint8_t card_go = 0;
  107. while(!card_go) {
  108. if(disk_status(0) & (STA_NOINIT|STA_NODISK)) {
  109. snes_bootprint(" No SD Card found! \0");
  110. while(disk_status(0) & (STA_NOINIT|STA_NODISK));
  111. delay_ms(200);
  112. }
  113. file_open((uint8_t*)"/sd2snes/menu.bin", FA_READ);
  114. if(file_status != FILE_OK) {
  115. snes_bootprint(" /sd2snes/menu.bin not found! \0");
  116. while(disk_status(0) == RES_OK);
  117. } else {
  118. card_go = 1;
  119. }
  120. file_close();
  121. }
  122. snes_bootprint(" Loading ... \0");
  123. if(get_cic_state() == CIC_PAIR) {
  124. printf("PAIR MODE ENGAGED!\n");
  125. cic_pair(CIC_NTSC, CIC_NTSC);
  126. }
  127. rdyled(1);
  128. readled(0);
  129. writeled(0);
  130. *fs_path=0;
  131. uint32_t saved_dir_id;
  132. get_db_id(&saved_dir_id);
  133. uint32_t mem_dir_id = sram_readlong(SRAM_DIRID);
  134. uint32_t mem_magic = sram_readlong(SRAM_SCRATCHPAD);
  135. printf("mem_magic=%lx mem_dir_id=%lx saved_dir_id=%lx\n", mem_magic, mem_dir_id, saved_dir_id);
  136. if((mem_magic != 0x12345678) || (mem_dir_id != saved_dir_id) || (newcard)) {
  137. newcard = 0;
  138. /* generate fs footprint (interesting files only) */
  139. uint32_t curr_dir_id = scan_dir(fs_path, NULL, 0, 0);
  140. printf("curr dir id = %lx\n", curr_dir_id);
  141. /* files changed or no database found? */
  142. if((get_db_id(&saved_dir_id) != FR_OK)
  143. || saved_dir_id != curr_dir_id) {
  144. /* rebuild database */
  145. printf("saved dir id = %lx\n", saved_dir_id);
  146. printf("rebuilding database...");
  147. snes_bootprint(" rebuilding database ... \0");
  148. curr_dir_id = scan_dir(fs_path, NULL, 1, 0);
  149. sram_writeblock(&curr_dir_id, SRAM_DB_ADDR, 4);
  150. uint32_t endaddr, direndaddr;
  151. sram_readblock(&endaddr, SRAM_DB_ADDR+4, 4);
  152. sram_readblock(&direndaddr, SRAM_DB_ADDR+8, 4);
  153. printf("%lx %lx\n", endaddr, direndaddr);
  154. printf("sorting database...");
  155. snes_bootprint(" sorting database ... \0");
  156. sort_all_dir(direndaddr);
  157. printf("done\n");
  158. snes_bootprint(" saving database ... \0");
  159. save_sram((uint8_t*)"/sd2snes/sd2snes.db", endaddr-SRAM_DB_ADDR, SRAM_DB_ADDR);
  160. save_sram((uint8_t*)"/sd2snes/sd2snes.dir", direndaddr-(SRAM_DIR_ADDR), SRAM_DIR_ADDR);
  161. printf("done\n");
  162. } else {
  163. printf("saved dir id = %lx\n", saved_dir_id);
  164. printf("different card, consistent db, loading db...\n");
  165. load_sram((uint8_t*)"/sd2snes/sd2snes.db", SRAM_DB_ADDR);
  166. load_sram((uint8_t*)"/sd2snes/sd2snes.dir", SRAM_DIR_ADDR);
  167. }
  168. sram_writelong(curr_dir_id, SRAM_DIRID);
  169. sram_writelong(0x12345678, SRAM_SCRATCHPAD);
  170. } else {
  171. snes_bootprint(" same card, loading db... \0");
  172. printf("same card, loading db...\n");
  173. load_sram((uint8_t*)"/sd2snes/sd2snes.db", SRAM_DB_ADDR);
  174. load_sram((uint8_t*)"/sd2snes/sd2snes.dir", SRAM_DIR_ADDR);
  175. }
  176. /* cli_loop(); */
  177. /* load menu */
  178. fpga_pgm((uint8_t*)"/sd2snes/fpga_base.bit");
  179. fpga_dspx_reset(1);
  180. uart_putc('(');
  181. load_rom((uint8_t*)"/sd2snes/menu.bin", SRAM_MENU_ADDR, 0);
  182. /* force memory size + mapper */
  183. set_rom_mask(0x3fffff);
  184. set_mapper(0x7);
  185. uart_putc(')');
  186. uart_putcrlf();
  187. sram_writebyte(0, SRAM_CMD_ADDR);
  188. if((rtc_state = rtc_isvalid()) != RTC_OK) {
  189. printf("RTC invalid!\n");
  190. sram_writebyte(0xff, SRAM_STATUS_ADDR+SYS_RTC_STATUS);
  191. set_bcdtime(0x20110401000000LL);
  192. set_fpga_time(0x20110401000000LL);
  193. invalidate_rtc();
  194. } else {
  195. printf("RTC valid!\n");
  196. sram_writebyte(0x00, SRAM_STATUS_ADDR+SYS_RTC_STATUS);
  197. set_fpga_time(get_bcdtime());
  198. }
  199. sram_memset(SRAM_SYSINFO_ADDR, 13*40, 0x20);
  200. printf("SNES GO!\n");
  201. snes_reset(1);
  202. delay_ms(1);
  203. snes_reset(0);
  204. uint8_t cmd = 0;
  205. uint64_t btime = 0;
  206. uint32_t filesize=0;
  207. sram_writebyte(32, SRAM_CMD_ADDR);
  208. printf("test sram\n");
  209. while(!sram_reliable()) cli_entrycheck();
  210. printf("ok\n");
  211. //while(1) {
  212. // delay_ms(1000);
  213. // printf("Estimated SNES master clock: %ld Hz\n", get_snes_sysclk());
  214. //}
  215. //sram_hexdump(SRAM_DB_ADDR, 0x200);
  216. //sram_hexdump(SRAM_MENU_ADDR, 0x400);
  217. while(!cmd) {
  218. cmd=menu_main_loop();
  219. printf("cmd: %d\n", cmd);
  220. uart_putc('-');
  221. switch(cmd) {
  222. case SNES_CMD_LOADROM:
  223. get_selected_name(file_lfn);
  224. printf("Selected name: %s\n", file_lfn);
  225. filesize = load_rom(file_lfn, SRAM_ROM_ADDR, LOADROM_WITH_SRAM | LOADROM_WITH_RESET);
  226. break;
  227. case SNES_CMD_SETRTC:
  228. /* get time from RAM */
  229. btime = sram_gettime(SRAM_PARAM_ADDR);
  230. /* set RTC */
  231. set_bcdtime(btime);
  232. set_fpga_time(btime);
  233. cmd=0; /* stay in menu loop */
  234. break;
  235. case SNES_CMD_SYSINFO:
  236. /* go to sysinfo loop */
  237. sysinfo_loop();
  238. cmd=0; /* stay in menu loop */
  239. break;
  240. default:
  241. printf("unknown cmd: %d\n", cmd);
  242. cmd=0; /* unknown cmd: stay in loop */
  243. break;
  244. }
  245. }
  246. printf("cmd was %x, going to snes main loop\n", cmd);
  247. if(romprops.has_msu1 && msu1_loop()) {
  248. prepare_reset();
  249. continue;
  250. }
  251. cmd=0;
  252. uint8_t snes_reset_prev=0, snes_reset_now=0, snes_reset_state=0;
  253. uint16_t reset_count=0;
  254. while(fpga_test() == FPGA_TEST_TOKEN) {
  255. cli_entrycheck();
  256. sleep_ms(250);
  257. sram_reliable();
  258. printf("%s ", get_cic_statename(get_cic_state()));
  259. if(reset_changed) {
  260. printf("reset\n");
  261. reset_changed = 0;
  262. fpga_reset_srtc_state();
  263. }
  264. snes_reset_now=get_snes_reset();
  265. if(snes_reset_now) {
  266. if(!snes_reset_prev) {
  267. printf("RESET BUTTON DOWN\n");
  268. snes_reset_state=1;
  269. reset_count=0;
  270. }
  271. } else {
  272. if(snes_reset_prev) {
  273. printf("RESET BUTTON UP\n");
  274. snes_reset_state=0;
  275. }
  276. }
  277. if(snes_reset_state) {
  278. reset_count++;
  279. } else {
  280. sram_reliable();
  281. snes_main_loop();
  282. }
  283. if(reset_count>4) {
  284. reset_count=0;
  285. prepare_reset();
  286. break;
  287. }
  288. snes_reset_prev = snes_reset_now;
  289. }
  290. /* fpga test fail: panic */
  291. if(fpga_test() != FPGA_TEST_TOKEN){
  292. led_panic();
  293. }
  294. /* else reset */
  295. }
  296. }