upd77c25_pgmrom.xise 4.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
  2. <project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
  3. <header>
  4. <!-- ISE source project file created by Project Navigator. -->
  5. <!-- -->
  6. <!-- This file contains project source information including a list of -->
  7. <!-- project source files, project and process properties. This file, -->
  8. <!-- along with the project source files, is sufficient to open and -->
  9. <!-- implement in ISE Project Navigator. -->
  10. <!-- -->
  11. <!-- Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved. -->
  12. </header>
  13. <version xil_pn:ise_version="13.4" xil_pn:schema_version="2"/>
  14. <files>
  15. <file xil_pn:name="upd77c25_pgmrom.ngc" xil_pn:type="FILE_NGC">
  16. <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="3"/>
  17. <association xil_pn:name="Implementation" xil_pn:seqID="3"/>
  18. </file>
  19. <file xil_pn:name="upd77c25_pgmrom.v" xil_pn:type="FILE_VERILOG">
  20. <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="5"/>
  21. <association xil_pn:name="Implementation" xil_pn:seqID="5"/>
  22. <association xil_pn:name="PostMapSimulation" xil_pn:seqID="5"/>
  23. <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="5"/>
  24. <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="5"/>
  25. </file>
  26. <file xil_pn:name="upd77c25_pgmrom.vhd" xil_pn:type="FILE_VHDL"/>
  27. </files>
  28. <properties>
  29. <property xil_pn:name="Auto Implementation Top" xil_pn:value="false" xil_pn:valueState="non-default"/>
  30. <property xil_pn:name="Device" xil_pn:value="xc3s400" xil_pn:valueState="non-default"/>
  31. <property xil_pn:name="Device Family" xil_pn:value="Spartan3" xil_pn:valueState="non-default"/>
  32. <property xil_pn:name="Implementation Stop View" xil_pn:value="PreSynthesis" xil_pn:valueState="non-default"/>
  33. <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|upd77c25_pgmrom|upd77c25_pgmrom_a" xil_pn:valueState="non-default"/>
  34. <property xil_pn:name="Implementation Top File" xil_pn:value="upd77c25_pgmrom.vhd" xil_pn:valueState="non-default"/>
  35. <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/upd77c25_pgmrom" xil_pn:valueState="non-default"/>
  36. <property xil_pn:name="Package" xil_pn:value="pq208" xil_pn:valueState="default"/>
  37. <property xil_pn:name="Preferred Language" xil_pn:value="Verilog" xil_pn:valueState="default"/>
  38. <property xil_pn:name="Project Generator" xil_pn:value="CoreGen" xil_pn:valueState="non-default"/>
  39. <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
  40. <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
  41. <property xil_pn:name="Speed Grade" xil_pn:value="-4" xil_pn:valueState="non-default"/>
  42. <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
  43. <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
  44. <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
  45. <!-- -->
  46. <!-- The following properties are for internal use only. These should not be modified.-->
  47. <!-- -->
  48. <property xil_pn:name="PROP_DesignName" xil_pn:value="upd77c25_pgmrom" xil_pn:valueState="non-default"/>
  49. <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan3" xil_pn:valueState="default"/>
  50. <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2011-06-22T23:32:51" xil_pn:valueState="non-default"/>
  51. <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="D64220EE9F563E7E8D15BCF7D0EE72A5" xil_pn:valueState="non-default"/>
  52. <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
  53. <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  54. </properties>
  55. <bindings/>
  56. <libraries/>
  57. <autoManagedFiles>
  58. <!-- The following files are identified by `include statements in verilog -->
  59. <!-- source files and are automatically managed by Project Navigator. -->
  60. <!-- -->
  61. <!-- Do not hand-edit this section, as it will be overwritten when the -->
  62. <!-- project is analyzed based on files automatically identified as -->
  63. <!-- include files. -->
  64. </autoManagedFiles>
  65. </project>