sd2snes.xise 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
  2. <project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
  3. <header>
  4. <!-- ISE source project file created by Project Navigator. -->
  5. <!-- -->
  6. <!-- This file contains project source information including a list of -->
  7. <!-- project source files, project and process properties. This file, -->
  8. <!-- along with the project source files, is sufficient to open and -->
  9. <!-- implement in ISE Project Navigator. -->
  10. <!-- -->
  11. <!-- Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved. -->
  12. </header>
  13. <version xil_pn:ise_version="11.1" xil_pn:schema_version="2"/>
  14. <files>
  15. <file xil_pn:name="address.v" xil_pn:type="FILE_VERILOG">
  16. <association xil_pn:name="BehavioralSimulation"/>
  17. <association xil_pn:name="Implementation"/>
  18. </file>
  19. <file xil_pn:name="data.v" xil_pn:type="FILE_VERILOG">
  20. <association xil_pn:name="BehavioralSimulation"/>
  21. <association xil_pn:name="Implementation"/>
  22. </file>
  23. <file xil_pn:name="main.ucf" xil_pn:type="FILE_UCF">
  24. <association xil_pn:name="Implementation"/>
  25. </file>
  26. <file xil_pn:name="main.v" xil_pn:type="FILE_VERILOG">
  27. <association xil_pn:name="BehavioralSimulation"/>
  28. <association xil_pn:name="Implementation"/>
  29. </file>
  30. <file xil_pn:name="dcm.v" xil_pn:type="FILE_VERILOG">
  31. <association xil_pn:name="BehavioralSimulation"/>
  32. <association xil_pn:name="Implementation"/>
  33. </file>
  34. <file xil_pn:name="spi.v" xil_pn:type="FILE_VERILOG">
  35. <association xil_pn:name="BehavioralSimulation"/>
  36. <association xil_pn:name="Implementation"/>
  37. </file>
  38. <file xil_pn:name="tf_spi.v" xil_pn:type="FILE_VERILOG">
  39. <association xil_pn:name="BehavioralSimulation"/>
  40. <association xil_pn:name="PostRouteSimulation"/>
  41. <association xil_pn:name="PostMapSimulation"/>
  42. <association xil_pn:name="PostTranslateSimulation"/>
  43. </file>
  44. <file xil_pn:name="main_tf2.v" xil_pn:type="FILE_VERILOG">
  45. <association xil_pn:name="BehavioralSimulation"/>
  46. <association xil_pn:name="PostRouteSimulation"/>
  47. <association xil_pn:name="PostMapSimulation"/>
  48. <association xil_pn:name="PostTranslateSimulation"/>
  49. </file>
  50. <file xil_pn:name="avr_cmd.v" xil_pn:type="FILE_VERILOG">
  51. <association xil_pn:name="BehavioralSimulation"/>
  52. <association xil_pn:name="Implementation"/>
  53. </file>
  54. <file xil_pn:name="tf_main.v" xil_pn:type="FILE_VERILOG">
  55. <association xil_pn:name="BehavioralSimulation"/>
  56. <association xil_pn:name="PostRouteSimulation"/>
  57. <association xil_pn:name="PostMapSimulation"/>
  58. <association xil_pn:name="PostTranslateSimulation"/>
  59. <library xil_pn:name="verilog"/>
  60. </file>
  61. </files>
  62. <properties>
  63. <property xil_pn:name="Auto Implementation Top" xil_pn:value="false"/>
  64. <property xil_pn:name="Constraints Entry" xil_pn:value="Constraints Editor"/>
  65. <property xil_pn:name="Device" xil_pn:value="xc3s200"/>
  66. <property xil_pn:name="Device Family" xil_pn:value="Spartan3"/>
  67. <property xil_pn:name="Extra Effort (Highest PAR level only)" xil_pn:value="Normal"/>
  68. <property xil_pn:name="Fitter Report Format" xil_pn:value="HTML"/>
  69. <property xil_pn:name="Implementation Top" xil_pn:value="Module|main"/>
  70. <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/main"/>
  71. <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Module|main_tf2"/>
  72. <property xil_pn:name="PROP_DesignName" xil_pn:value="sd2snes"/>
  73. <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="Module|main_tf2"/>
  74. <property xil_pn:name="Package" xil_pn:value="tq144"/>
  75. <property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="High"/>
  76. <property xil_pn:name="Placer Effort Level (Overrides Overall Level)" xil_pn:value="High"/>
  77. <property xil_pn:name="Preferred Language" xil_pn:value="Verilog"/>
  78. <property xil_pn:name="Project Description" xil_pn:value="sd2snes"/>
  79. <property xil_pn:name="Router Effort Level (Overrides Overall Level)" xil_pn:value="High"/>
  80. <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="Module|main"/>
  81. <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="Module|main_tf2"/>
  82. <property xil_pn:name="Selected Simulation Source Node" xil_pn:value="uut"/>
  83. <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
  84. <property xil_pn:name="Speed Grade" xil_pn:value="-4"/>
  85. <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
  86. <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
  87. <property xil_pn:name="Verbose Property Persistence" xil_pn:value="false"/>
  88. </properties>
  89. <bindings>
  90. <binding xil_pn:location="/main" xil_pn:name="main.ucf"/>
  91. </bindings>
  92. <libraries/>
  93. <partitions>
  94. <partition xil_pn:name="/main"/>
  95. </partitions>
  96. </project>