123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112 |
- #ifndef _CONFIG_H
- #define _CONFIG_H
- // #define DEBUG_BL
- // #define DEBUG_SD
- // #define DEBUG_IRQ
- #define DEBUG_UART
- #ifdef DEBUG_UART
- #define DBG_UART
- #else
- #define DBG_UART while(0)
- #endif
- #ifdef DEBUG_BL
- #define DBG_BL
- #else
- #define DBG_BL while(0)
- #endif
- #define FW_START (0x00002000L)
- #define FLASH_SECTORS (17)
- #define VER "0.0.1(NSFW)"
- #define IN_AHBRAM __attribute__ ((section(".ahbram")))
- #define SD_DT_INT_SETUP() do {\
- BITBAND(LPC_GPIOINT->IO2IntEnR, SD_DT_BIT) = 1;\
- BITBAND(LPC_GPIOINT->IO2IntEnF, SD_DT_BIT) = 1;\
- } while(0)
- #define SD_CHANGE_DETECT (BITBAND(LPC_GPIOINT->IO2IntStatR, SD_DT_BIT)\
- |BITBAND(LPC_GPIOINT->IO2IntStatF, SD_DT_BIT))
- #define SD_CHANGE_CLR() do {LPC_GPIOINT->IO2IntClr = BV(SD_DT_BIT);} while(0)
- #define SD_DT_REG LPC_GPIO0
- #define SD_DT_BIT 8
- #define SD_WP_REG LPC_GPIO0
- #define SD_WP_BIT 6
- #define SDCARD_DETECT (!(BITBAND(SD_DT_REG->FIOPIN, SD_DT_BIT)))
- #define SDCARD_WP (BITBAND(SD_WP_REG->FIOPIN, SD_WP_BIT))
- #define SD_SUPPLY_VOLTAGE (1L<<21) /* 3.3V - 3.4V */
- #define CONFIG_SD_BLOCKTRANSFER 1
- #define CONFIG_SD_AUTO_RETRIES 10
- // #define SD_CHANGE_VECT
- #define CONFIG_SD_DATACRC 1
- #define CONFIG_UART_NUM 3
- // #define CONFIG_CPU_FREQUENCY 90315789
- #define CONFIG_CPU_FREQUENCY (96000000L)
- //#define CONFIG_CPU_FREQUENCY 46000000
- #define CONFIG_UART_PCLKDIV 1
- #define CONFIG_UART_TX_BUF_SHIFT 8
- //#define CONFIG_UART_BAUDRATE 921600
- #define CONFIG_UART_BAUDRATE 115200
- #define CONFIG_UART_DEADLOCKABLE
- #define SSP_CLK_DIVISOR_FAST 2
- #define SSP_CLK_DIVISOR_SLOW 250
- #define SSP_CLK_DIVISOR_FPGA_FAST 6
- #define SSP_CLK_DIVISOR_FPGA_SLOW 20
- #define SNES_RESET_REG LPC_GPIO1
- #define SNES_RESET_BIT 26
- #define SNES_CIC_D0_REG LPC_GPIO0
- #define SNES_CIC_D0_BIT 1
- #define SNES_CIC_D1_REG LPC_GPIO0
- #define SNES_CIC_D1_BIT 0
- #define SNES_CIC_STATUS_REG LPC_GPIO1
- #define SNES_CIC_STATUS_BIT 29
- #define SNES_CIC_PAIR_REG LPC_GPIO1
- #define SNES_CIC_PAIR_BIT 25
- #define QSORT_MAXELEM 1024
- #define SSP_REGS LPC_SSP0
- #define SSP_PCLKREG PCLKSEL1
- // 1: PCLKSEL0
- #define SSP_PCLKBIT 10
- // 1: 20
- #define SSP_DMAID_TX 0
- // 1: 2
- #define SSP_DMAID_RX 1
- // 1: 3
- #define SSP_DMACH LPC_GPDMACH0
- #define SD_CLKREG LPC_GPIO0
- #define SD_CMDREG LPC_GPIO0
- #define SD_DAT0REG LPC_GPIO2
- #define SD_DAT1REG LPC_GPIO2
- #define SD_DAT2REG LPC_GPIO2
- #define SD_DAT3REG LPC_GPIO2
- #define SD_CLKPIN (7)
- #define SD_CMDPIN (9)
- #define SD_DAT0PIN (0)
- #define SD_DAT1PIN (1)
- #define SD_DAT2PIN (2)
- #define SD_DAT3PIN (3)
- #define SD_DAT (LPC_GPIO2->FIOPIN & 0xf)
- #endif
|