fpga_spi.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422
  1. /* sd2snes - SD card based universal cartridge for the SNES
  2. Copyright (C) 2009-2010 Maximilian Rehkopf <otakon@gmx.net>
  3. AVR firmware portion
  4. Inspired by and based on code from sd2iec, written by Ingo Korb et al.
  5. See sdcard.c|h, config.h.
  6. FAT file system access based on code by ChaN, Jim Brain, Ingo Korb,
  7. see ff.c|h.
  8. This program is free software; you can redistribute it and/or modify
  9. it under the terms of the GNU General Public License as published by
  10. the Free Software Foundation; version 2 of the License only.
  11. This program is distributed in the hope that it will be useful,
  12. but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. GNU General Public License for more details.
  15. You should have received a copy of the GNU General Public License
  16. along with this program; if not, write to the Free Software
  17. Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. fpga_spi.h: functions for SPI ctrl, SRAM interfacing and feature configuration
  19. */
  20. /*
  21. SPI commands
  22. cmd param function
  23. =============================================
  24. 0t bbhhll set address to 0xbbhhll
  25. t = target
  26. target: 0 = RAM
  27. 1 = MSU Audio buffer
  28. 2 = MSU Data buffer
  29. targets 1 & 2 only require 2 address bytes to
  30. be written.
  31. 10 bbhhll set SNES input address mask to 0xbbhhll
  32. 20 bbhhll set SRAM address mask to 0xbbhhll
  33. 3m - set mapper to m
  34. 0=HiROM, 1=LoROM, 2=ExHiROM, 6=SF96, 7=Menu
  35. 4s - trigger SD DMA (512b from SD to memory)
  36. s: Bit 2 = partial, Bit 1:0 = target
  37. target: see above
  38. 60 xsssyeee set SD DMA partial transfer parameters
  39. x: 0 = read from sector start (skip until
  40. start offset reached)
  41. 8 = assume mid-sector position and read
  42. immediately
  43. sss = start offset (msb first)
  44. y: 0 = skip rest of SD sector
  45. 8 = stop mid-sector if end offset reached
  46. eee = end offset (msb first)
  47. 8p - read (RAM only)
  48. p: 0 = no increment after read
  49. 8 = increment after read
  50. 9p {xx}* write xx
  51. p: i-tt
  52. tt = target (see above)
  53. i = increment (see above)
  54. E0 ssrr set MSU-1 status register (=FPGA status [7:0])
  55. ss = bits to set in status register (1=set)
  56. rr = bits to reset in status register (1=reset)
  57. E1 - pause DAC
  58. E2 - resume/play DAC
  59. E3 - reset DAC playback pointer (0)
  60. E4 hhll set MSU read pointer
  61. E5 tt{7} set RTC (SPC7110 format + 1000s of year,
  62. nibbles packed)
  63. eg 0x20111210094816 is 2011-12-10, 9:48:16
  64. E6 ssrr set/reset BS-X status register [7:0]
  65. E7 - reset SRTC state
  66. E8 - reset DSP program and data ROM write pointers
  67. E9 hhmmllxxxx write+incr. DSP program ROM (xxxx=dummy writes)
  68. EA hhllxxxx write+incr. DSP data ROM (xxxx=dummy writes)
  69. EB - put DSP into reset
  70. EC - release DSP from reset
  71. ED - set feature enable bits (see below)
  72. EE - set $213f override value (0=NTSC, 1=PAL)
  73. F0 - receive test token (to see if FPGA is alive)
  74. F1 - receive status (16bit, MSB first), see below
  75. F2 - get MSU data address (32bit, MSB first)
  76. F3 - get MSU audio track no. (16bit, MSB first)
  77. F4 - get MSU volume (8bit)
  78. FE - get SNES master clock frequency (32bit, MSB first)
  79. measured 1x/sec
  80. FF {xx}* echo (returns the sent data in the next byte)
  81. FPGA status word:
  82. bit function
  83. ==========================================================================
  84. 15 SD DMA busy (0=idle, 1=busy)
  85. 14 DAC read pointer MSB
  86. 13 MSU read pointer MSB
  87. 12 reserved (0)
  88. 11 reserved (0)
  89. 10 reserved (0)
  90. 9 reserved (0)
  91. 8 reserved (0)
  92. 7 reserved (0)
  93. 6 reserved (0)
  94. 5 MSU1 Audio request from SNES
  95. 4 MSU1 Data request from SNES
  96. 3 reserved (0)
  97. 2 MSU1 Audio control status: 0=no repeat, 1=repeat
  98. 1 MSU1 Audio control status: 0=pause, 1=play
  99. 0 MSU1 Audio control request
  100. FPGA feature enable bits:
  101. bit function
  102. ==========================================================================
  103. 7 -
  104. 6 -
  105. 5 -
  106. 4 enable $213F override
  107. 3 enable MSU1 registers
  108. 2 enable SRTC registers
  109. 1 enable ST0010 mapping
  110. 0 enable DSPx mapping
  111. */
  112. #include <arm/NXP/LPC17xx/LPC17xx.h>
  113. #include "bits.h"
  114. #include "fpga.h"
  115. #include "config.h"
  116. #include "uart.h"
  117. #include "spi.h"
  118. #include "fpga_spi.h"
  119. #include "timer.h"
  120. #include "sdnative.h"
  121. void fpga_spi_init(void) {
  122. spi_init();
  123. BITBAND(FPGA_MCU_RDY_REG->FIODIR, FPGA_MCU_RDY_BIT) = 0;
  124. }
  125. void set_msu_addr(uint16_t address) {
  126. FPGA_SELECT();
  127. FPGA_TX_BYTE(0x02);
  128. FPGA_TX_BYTE((address>>8)&0xff);
  129. FPGA_TX_BYTE((address)&0xff);
  130. FPGA_DESELECT();
  131. }
  132. void set_dac_addr(uint16_t address) {
  133. FPGA_SELECT();
  134. FPGA_TX_BYTE(0x01);
  135. FPGA_TX_BYTE((address>>8)&0xff);
  136. FPGA_TX_BYTE((address)&0xff);
  137. FPGA_DESELECT();
  138. }
  139. void set_mcu_addr(uint32_t address) {
  140. FPGA_SELECT();
  141. FPGA_TX_BYTE(0x00);
  142. FPGA_TX_BYTE((address>>16)&0xff);
  143. FPGA_TX_BYTE((address>>8)&0xff);
  144. FPGA_TX_BYTE((address)&0xff);
  145. FPGA_DESELECT();
  146. }
  147. void set_saveram_mask(uint32_t mask) {
  148. FPGA_SELECT();
  149. FPGA_TX_BYTE(0x20);
  150. FPGA_TX_BYTE((mask>>16)&0xff);
  151. FPGA_TX_BYTE((mask>>8)&0xff);
  152. FPGA_TX_BYTE((mask)&0xff);
  153. FPGA_DESELECT();
  154. }
  155. void set_rom_mask(uint32_t mask) {
  156. FPGA_SELECT();
  157. FPGA_TX_BYTE(0x10);
  158. FPGA_TX_BYTE((mask>>16)&0xff);
  159. FPGA_TX_BYTE((mask>>8)&0xff);
  160. FPGA_TX_BYTE((mask)&0xff);
  161. FPGA_DESELECT();
  162. }
  163. void set_mapper(uint8_t val) {
  164. FPGA_SELECT();
  165. FPGA_TX_BYTE(0x30 | (val & 0x0f));
  166. FPGA_DESELECT();
  167. }
  168. uint8_t fpga_test() {
  169. FPGA_SELECT();
  170. FPGA_TX_BYTE(0xF0); /* TEST */
  171. uint8_t result = FPGA_RX_BYTE();
  172. FPGA_DESELECT();
  173. return result;
  174. }
  175. uint16_t fpga_status() {
  176. FPGA_SELECT();
  177. FPGA_TX_BYTE(0xF1); /* STATUS */
  178. uint16_t result = (FPGA_RX_BYTE()) << 8;
  179. result |= FPGA_RX_BYTE();
  180. FPGA_DESELECT();
  181. return result;
  182. }
  183. void fpga_set_sddma_range(uint16_t start, uint16_t end) {
  184. FPGA_SELECT();
  185. FPGA_TX_BYTE(0x60); /* DMA_RANGE */
  186. FPGA_TX_BYTE(start>>8);
  187. FPGA_TX_BYTE(start&0xff);
  188. FPGA_TX_BYTE(end>>8);
  189. FPGA_TX_BYTE(end&0xff);
  190. //if(tgt==1 && (test=FPGA_RX_BYTE()) != 0x41) printf("!!!!!!!!!!!!!!! -%02x- \n", test);
  191. FPGA_DESELECT();
  192. }
  193. void fpga_sddma(uint8_t tgt, uint8_t partial) {
  194. uint32_t test = 0;
  195. uint8_t status = 0;
  196. BITBAND(SD_CLKREG->FIODIR, SD_CLKPIN) = 0;
  197. FPGA_SELECT();
  198. FPGA_TX_BYTE(0x40 | (tgt & 0x3) | ((partial & 1) << 2) ); /* DO DMA */
  199. FPGA_TX_BYTE(0x00); /* dummy for falling DMA_EN edge */
  200. //if(tgt==1 && (test=FPGA_RX_BYTE()) != 0x41) printf("!!!!!!!!!!!!!!! -%02x- \n", test);
  201. FPGA_DESELECT();
  202. FPGA_SELECT();
  203. FPGA_TX_BYTE(0xF1); /* STATUS */
  204. DBG_SD printf("FPGA DMA request sent, wait for completion...");
  205. while((status=FPGA_RX_BYTE()) & 0x80) {
  206. FPGA_RX_BYTE(); /* eat the 2nd status byte */
  207. test++;
  208. }
  209. DBG_SD printf("...complete\n");
  210. FPGA_DESELECT();
  211. // if(test<5)printf("loopy: %ld %02x\n", test, status);
  212. BITBAND(SD_CLKREG->FIODIR, SD_CLKPIN) = 1;
  213. }
  214. void set_dac_vol(uint8_t volume) {
  215. FPGA_SELECT();
  216. FPGA_TX_BYTE(0x50);
  217. FPGA_TX_BYTE(volume);
  218. FPGA_TX_BYTE(0x00); /* latch rise */
  219. FPGA_TX_BYTE(0x00); /* latch fall */
  220. FPGA_DESELECT();
  221. }
  222. void dac_play() {
  223. FPGA_SELECT();
  224. FPGA_TX_BYTE(0xe2);
  225. FPGA_TX_BYTE(0x00); /* latch reset */
  226. FPGA_DESELECT();
  227. }
  228. void dac_pause() {
  229. FPGA_SELECT();
  230. FPGA_TX_BYTE(0xe1);
  231. FPGA_TX_BYTE(0x00); /* latch reset */
  232. FPGA_DESELECT();
  233. }
  234. void dac_reset() {
  235. FPGA_SELECT();
  236. FPGA_TX_BYTE(0xe3);
  237. FPGA_TX_BYTE(0x00); /* latch reset */
  238. FPGA_TX_BYTE(0x00); /* latch reset */
  239. FPGA_DESELECT();
  240. }
  241. void msu_reset(uint16_t address) {
  242. FPGA_SELECT();
  243. FPGA_TX_BYTE(0xe4);
  244. FPGA_TX_BYTE((address>>8) & 0xff); /* address hi */
  245. FPGA_TX_BYTE(address & 0xff); /* address lo */
  246. FPGA_TX_BYTE(0x00); /* latch reset */
  247. FPGA_TX_BYTE(0x00); /* latch reset */
  248. FPGA_DESELECT();
  249. }
  250. void set_msu_status(uint8_t set, uint8_t reset) {
  251. FPGA_SELECT();
  252. FPGA_TX_BYTE(0xe0);
  253. FPGA_TX_BYTE(set);
  254. FPGA_TX_BYTE(reset);
  255. FPGA_TX_BYTE(0x00); /* latch reset */
  256. FPGA_DESELECT();
  257. }
  258. uint8_t get_msu_volume() {
  259. FPGA_SELECT();
  260. FPGA_TX_BYTE(0xF4); /* MSU_VOLUME */
  261. uint8_t result = FPGA_RX_BYTE();
  262. FPGA_DESELECT();
  263. return result;
  264. }
  265. uint16_t get_msu_track() {
  266. FPGA_SELECT();
  267. FPGA_TX_BYTE(0xF3); /* MSU_TRACK */
  268. uint16_t result = (FPGA_RX_BYTE()) << 8;
  269. result |= FPGA_RX_BYTE();
  270. FPGA_DESELECT();
  271. return result;
  272. }
  273. uint32_t get_msu_offset() {
  274. FPGA_SELECT();
  275. FPGA_TX_BYTE(0xF2); /* MSU_OFFSET */
  276. uint32_t result = (FPGA_RX_BYTE()) << 24;
  277. result |= (FPGA_RX_BYTE()) << 16;
  278. result |= (FPGA_RX_BYTE()) << 8;
  279. result |= (FPGA_RX_BYTE());
  280. FPGA_DESELECT();
  281. return result;
  282. }
  283. uint32_t get_snes_sysclk() {
  284. FPGA_SELECT();
  285. FPGA_TX_BYTE(0xFE); /* GET_SYSCLK */
  286. FPGA_TX_BYTE(0x00); /* dummy (copy current sysclk count to register) */
  287. uint32_t result = (FPGA_RX_BYTE()) << 24;
  288. result |= (FPGA_RX_BYTE()) << 16;
  289. result |= (FPGA_RX_BYTE()) << 8;
  290. result |= (FPGA_RX_BYTE());
  291. FPGA_DESELECT();
  292. return result;
  293. }
  294. void set_bsx_regs(uint8_t set, uint8_t reset) {
  295. FPGA_SELECT();
  296. FPGA_TX_BYTE(0xe6);
  297. FPGA_TX_BYTE(set);
  298. FPGA_TX_BYTE(reset);
  299. FPGA_TX_BYTE(0x00); /* latch reset */
  300. FPGA_DESELECT();
  301. }
  302. void set_fpga_time(uint64_t time) {
  303. FPGA_SELECT();
  304. FPGA_TX_BYTE(0xe5);
  305. FPGA_TX_BYTE((time >> 48) & 0xff);
  306. FPGA_TX_BYTE((time >> 40) & 0xff);
  307. FPGA_TX_BYTE((time >> 32) & 0xff);
  308. FPGA_TX_BYTE((time >> 24) & 0xff);
  309. FPGA_TX_BYTE((time >> 16) & 0xff);
  310. FPGA_TX_BYTE((time >> 8) & 0xff);
  311. FPGA_TX_BYTE(time & 0xff);
  312. FPGA_TX_BYTE(0x00);
  313. FPGA_DESELECT();
  314. }
  315. void fpga_reset_srtc_state() {
  316. FPGA_SELECT();
  317. FPGA_TX_BYTE(0xe7);
  318. FPGA_TX_BYTE(0x00);
  319. FPGA_TX_BYTE(0x00);
  320. FPGA_DESELECT();
  321. }
  322. void fpga_reset_dspx_addr() {
  323. FPGA_SELECT();
  324. FPGA_TX_BYTE(0xe8);
  325. FPGA_TX_BYTE(0x00);
  326. FPGA_TX_BYTE(0x00);
  327. FPGA_DESELECT();
  328. }
  329. void fpga_write_dspx_pgm(uint32_t data) {
  330. FPGA_SELECT();
  331. FPGA_TX_BYTE(0xe9);
  332. FPGA_TX_BYTE((data>>16)&0xff);
  333. FPGA_TX_BYTE((data>>8)&0xff);
  334. FPGA_TX_BYTE((data)&0xff);
  335. FPGA_TX_BYTE(0x00);
  336. FPGA_TX_BYTE(0x00);
  337. FPGA_DESELECT();
  338. }
  339. void fpga_write_dspx_dat(uint16_t data) {
  340. FPGA_SELECT();
  341. FPGA_TX_BYTE(0xea);
  342. FPGA_TX_BYTE((data>>8)&0xff);
  343. FPGA_TX_BYTE((data)&0xff);
  344. FPGA_TX_BYTE(0x00);
  345. FPGA_TX_BYTE(0x00);
  346. FPGA_DESELECT();
  347. }
  348. void fpga_dspx_reset(uint8_t reset) {
  349. FPGA_SELECT();
  350. FPGA_TX_BYTE(reset ? 0xeb : 0xec);
  351. FPGA_TX_BYTE(0x00);
  352. FPGA_DESELECT();
  353. }
  354. void fpga_set_features(uint8_t feat) {
  355. printf("set features: %02x\n", feat);
  356. FPGA_SELECT();
  357. FPGA_TX_BYTE(0xed);
  358. FPGA_TX_BYTE(feat);
  359. FPGA_DESELECT();
  360. }
  361. void fpga_set_213f(uint8_t data) {
  362. printf("set 213f: %d\n", data);
  363. FPGA_SELECT();
  364. FPGA_TX_BYTE(0xee);
  365. FPGA_TX_BYTE(data);
  366. FPGA_DESELECT();
  367. }