瀏覽代碼

FPGA/Cx4: update user constraints for changed system clock

Maximilian Rehkopf 12 年之前
父節點
當前提交
d47858083a
共有 1 個文件被更改,包括 2 次插入2 次删除
  1. 2 2
      verilog/sd2snes_cx4/main.ucf

File diff suppressed because it is too large
+ 2 - 2
verilog/sd2snes_cx4/main.ucf


Some files were not shown because too many files changed in this diff