123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234 |
- /*
- * =====================================================================================
- *
- * ________ .__ __ ________ ____ ________
- * \_____ \ __ __|__| ____ | | __\______ \ _______ _/_ |/ _____/
- * / / \ \| | \ |/ ___\| |/ / | | \_/ __ \ \/ /| / __ \
- * / \_/. \ | / \ \___| < | ` \ ___/\ / | \ |__\ \
- * \_____\ \_/____/|__|\___ >__|_ \/_______ /\___ >\_/ |___|\_____ /
- * \__> \/ \/ \/ \/ \/
- *
- * www.optixx.org
- *
- *
- * Version: 1.0
- * Created: 07/21/2009 03:32:16 PM
- * Author: david@optixx.org
- *
- * =====================================================================================
- */
- #ifndef __SRAM_H__
- #define __SRAM_H__
- #include <stdlib.h>
- #include <stdint.h>
- #include <avr/io.h>
- /*
- * ---------------------------- PORT A ----------------------------
- */
- #define AVR_DATA_PORT PORTA
- #define AVR_DATA_DIR DDRA
- #define AVR_DATA_PIN PINA
- #define avr_data_in() ((AVR_DATA_DIR = 0x00),\
- (AVR_DATA_PORT = 0x00))
- #define avr_data_out() (AVR_DATA_DIR = 0xff)
- /*
- * ---------------------------- PORT B ----------------------------
- */
- #define AVR_PORT PORTB
- #define AVR_DIR DDRB
- #define AVR_RD_PORT PORTB
- #define AVR_RD_DIR DDRB
- #define AVR_RD_PIN PB2
- #define avr_rd_hi() (AVR_RD_PORT |= (1 << AVR_RD_PIN))
- #define avr_rd_lo() (AVR_RD_PORT &= ~(1 << AVR_RD_PIN))
- #define AVR_WR_PORT PORTB
- #define AVR_WR_DIR DDRB
- #define AVR_WR_PIN PB1
- #define avr_wr_hi() (AVR_WR_PORT |= (1 << AVR_WR_PIN))
- #define avr_wr_lo() (AVR_WR_PORT &= ~(1 << AVR_WR_PIN))
- #define AVR_CS_PORT PORTB
- #define AVR_CS_DIR DDRB
- #define AVR_CS_PIN PB0
- #define avr_cs_hi() (AVR_CS_PORT |= (1 << AVR_CS_PIN))
- #define avr_cs_lo() (AVR_CS_PORT &= ~(1 << AVR_CS_PIN))
- #define SNES_IRQ_PORT PORTB
- #define SNES_IRQ_DIR DDRB
- #define SNES_IRQ_PIN PB3
- #define snes_irq_on() (SNES_IRQ_DIR |= (1 << SNES_IRQ_PIN))
- #define snes_irq_hi() (SNES_IRQ_PORT |= (1 << SNES_IRQ_PIN))
- #define snes_irq_off() (SNES_IRQ_DIR &= ~(1 << SNES_IRQ_PIN))
- #define snes_irq_lo() (SNES_IRQ_PORT &= ~(1 << SNES_IRQ_PIN))
- /*
- * ---------------------------- PORT C ----------------------------
- */
- #define AVR_ADDR_PORT PORTC
- #define AVR_ADDR_DIR DDRC
- #define AVR_ADDR_LATCH_PORT PORTC
- #define AVR_ADDR_LATCH_DIR DDRC
- #define AVR_ADDR_LATCH_PIN PC6
- #define avr_addr_latch_hi() (AVR_ADDR_LATCH_PORT |= (1 << AVR_ADDR_LATCH_PIN))
- #define avr_addr_latch_lo() (AVR_ADDR_LATCH_PORT &= ~(1 << AVR_ADDR_LATCH_PIN))
- #define AVR_ADDR_SCK_PORT PORTC
- #define AVR_ADDR_SCK_DIR DDRC
- #define AVR_ADDR_SCK_PIN PC5
- #define avr_addr_sck_hi() (AVR_ADDR_SCK_PORT |= (1 << AVR_ADDR_SCK_PIN))
- #define avr_addr_sck_lo() (AVR_ADDR_SCK_PORT &= ~(1 << AVR_ADDR_SCK_PIN))
- #define AVR_ADDR_SER_PORT PORTC
- #define AVR_ADDR_SER_DIR DDRC
- #define AVR_ADDR_SER_PIN PC4
- #define avr_addr_ser_hi() (AVR_ADDR_SER_PORT |= (1 << AVR_ADDR_SER_PIN))
- #define avr_addr_ser_lo() (AVR_ADDR_SER_PORT &= ~(1 << AVR_ADDR_SER_PIN))
- #define AVR_ADDR_LOAD_PORT PORTC
- #define AVR_ADDR_LOAD_DIR DDRC
- #define AVR_ADDR_LOAD_PIN PC2
- #define counter_load() ((AVR_ADDR_LOAD_PORT &= ~(1 << AVR_ADDR_LOAD_PIN)),\
- (AVR_ADDR_LOAD_PORT |= (1 << AVR_ADDR_LOAD_PIN)))
- #define AVR_BTLDR_EN_PORT PORTC
- #define AVR_BTLDR_EN_DIR DDRC
- #define AVR_BTLDR_EN_PIN PC1
- #define btldr_down() ((AVR_BTLDR_EN_PORT &= ~(1 << AVR_BTLDR_EN_PIN)),\
- (AVR_BTLDR_EN_PORT |= (1 << AVR_BTLDR_EN_PIN)))
- #define AVR_ADDR_UP_PORT PORTC
- #define AVR_ADDR_UP_DIR DDRC
- #define AVR_ADDR_UP_PIN PC0
- #define counter_up() ((AVR_ADDR_UP_PORT &= ~(1 << AVR_ADDR_UP_PIN)),\
- (AVR_ADDR_UP_PORT |= (1 << AVR_ADDR_UP_PIN)))
- #define SNES_WR_PORT PORTC
- #define SNES_WR_DIR DDRC
- #define SNES_WR_PIN PC3
- #define LED_PORT PORTC
- #define LED_DIR DDRC
- #define LED_PIN PC7
- #define led_on() ((LED_PORT &=~ (1 << LED_PIN)),\
- (LED_DIR &=~ (1 << LED_PIN)))
- #define led_off() ((LED_PORT &=~ (1 << LED_PIN)),\
- (LED_DIR |= (1 << LED_PIN)))
- #define led_pwm_on() (LED_DIR &=~ (1 << LED_PIN))
- #define led_pwm_off() (LED_DIR |= (1 << LED_PIN))
- /*
- * ---------------------------- PORT D ----------------------------
- */
- #define AVR_SNES_PORT PORTD
- #define AVR_SNES_DIR DDRD
- #define AVR_SNES_SW_PORT PORTD
- #define AVR_SNES_SW_DIR DDRD
- #define AVR_SNES_SW_PIN PD5
- #define avr_bus_active() ((AVR_SNES_SW_PORT &= ~(1 << AVR_SNES_SW_PIN)),\
- (HI_LOROM_SW_PORT |= (1 << HI_LOROM_SW_PIN)),\
- (AVR_CS_DIR |= (1 << AVR_CS_PIN)))
- #define snes_bus_active() ((AVR_SNES_SW_PORT |= (1 << AVR_SNES_SW_PIN)),\
- (AVR_CS_DIR &= ~(1 << AVR_CS_PIN)),\
- (AVR_CS_PORT |= (1 << AVR_CS_PIN)))
- #define HI_LOROM_SW_PORT PORTD
- #define HI_LOROM_SW_DIR DDRD
- #define HI_LOROM_SW_PIN PD6
- #define snes_hirom() (HI_LOROM_SW_PORT &= ~(1 << HI_LOROM_SW_PIN))
- #define snes_lorom() (HI_LOROM_SW_PORT |= (1 << HI_LOROM_SW_PIN))
- #define SNES_WR_EN_PORT PORTD
- #define SNES_WR_EN_DIR DDRD
- #define SNES_WR_EN_PIN PD7
- #define snes_wr_disable() (SNES_WR_EN_PORT &= ~(1 << SNES_WR_EN_PIN))
- #define snes_wr_enable() (SNES_WR_EN_PORT |= (1 << SNES_WR_EN_PIN))
- #define SNES_RESET_PORT PORTD
- #define SNES_RESET_DIR DDRD
- #define SNES_RESET_PIN PD3
- #define SNES_RESET_INP PIND
- #define snes_reset_on() (SNES_RESET_DIR |= (1 << SNES_RESET_PIN))
- #define snes_reset_hi() (SNES_RESET_PORT |= (1 << SNES_RESET_PIN))
- #define snes_reset_off() (SNES_RESET_DIR &= ~(1 << SNES_RESET_PIN))
- #define snes_reset_lo() (SNES_RESET_PORT &= ~(1 << SNES_RESET_PIN))
- #define snes_reset_test() ((SNES_RESET_INP & (1 << SNES_RESET_PIN)) == 0)
- #define MMC_PORT PORTB
- #define MMC_DIR DDRB
- #define MMC_MISO_PIN PB6
- #define MMC_MOSI_PIN PB5
- #define MMC_SCK_PIN PB7
- #define MMC_CS_PIN PB4
- void sram_init(void);
- void sreg_set(uint32_t addr);
- uint8_t sram_read(uint32_t addr);
- void sram_write(uint32_t addr, uint8_t data);
- void sram_bulk_read_start(uint32_t addr);
- inline void sram_bulk_read_next(void);
- inline void sram_bulk_read_end(void);
- uint8_t sram_bulk_read(void);
- uint16_t sram_read16_be(uint32_t addr);
- void sram_bulk_write_start(uint32_t addr);
- inline void sram_bulk_write_next(void);
- inline void sram_bulk_write_end(void);
- void sram_bulk_write(uint8_t data);
- void sram_bulk_copy_from_buffer(uint32_t addr, uint8_t * src, uint32_t len);
- void sram_bulk_copy_into_buffer(uint32_t addr, uint8_t * dst, uint32_t len);
- void sram_bulk_set(uint32_t addr, uint32_t len, uint8_t value);
- inline void sram_bulk_addr_save();
- inline void sram_bulk_addr_restore();
- #endif
|