123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287 |
- #include <avr/io.h>
- #include <util/delay.h>
- #include <stdlib.h>
- #include "uart.h"
- #include "mmc.h"
- #include "fat.h"
- // Debug
- #define debug(x, fmt) printf("%s:%u: %s=" fmt, __FILE__, __LINE__, #x, x)
- extern FILE uart_stdout;
- //SREG defines
- #define S_MOSI PB5
- #define S_MISO PB6
- #define S_SCK PB7
- #define S_LATCH PB4
- //DEBUG defines
- #define D_LED0 PD6
- //SRAM defines
- #define R_WR PB1
- #define R_RD PB0
- #define RAM_PORT PORTA
- #define RAM_DIR DDRA
- #define RAM_REG PINA
- #define CTRL_PORT PORTB
- #define CTR_DIR DDRB
- #define LATCH_PORT PORTB
- #define LATCH_DIR DDRB
- #define SPI_PORT PORTB
- #define SPI_DIR DDRB
- #define LED_PORT PORTD
- #define LED_DIR DDRD
- #define FILENAME "sprite.raw"
- #define BUFFER_SIZE 512
- #define BLOCKS 512
- #define MEMSIZE 0x80000
- uint8_t read_buffer[BUFFER_SIZE];
- void dump_packet(uint32_t addr,uint32_t len,uint8_t *packet){
- uint16_t i,j;
- uint16_t sum = 0;
- uint8_t clear=0;
-
- for (i=0;i<len;i+=16) {
-
- sum = 0;
- for (j=0;j<16;j++) {
- sum +=packet[i+j];
- }
- if (!sum){
- clear=1;
- continue;
- }
- if (clear){
- printf("*\n");
- clear = 0;
- }
- printf("%08lx:", addr + i);
- for (j=0;j<16;j++) {
- printf(" %02x", packet[i+j]);
- }
- printf(" |");
- for (j=0;j<16;j++) {
- if (packet[i+j]>=33 && packet[i+j]<=126 )
- printf("%c", packet[i+j]);
- else
- printf(".");
- }
- printf("|\n");
- }
- }
- void spi_init(void)
- {
- /* Set MOSI and SCK output, all others input */
- SPI_DIR |= ((1<<S_MOSI) | (1<<S_SCK) | (1<<S_LATCH));
- SPI_DIR &= ~(1<<S_MISO);
- SPI_PORT |= (1<<S_MISO);
- /* Enable SPI, Master*/
- SPCR = ((1<<SPE) | (1<<MSTR));
- }
- void spi_master_transmit(unsigned char cData)
- {
- /* Start transmission */
- SPDR = cData;
- /* Wait for transmission complete */
- while(!(SPSR & (1<<SPIF)));
- }
- uint8_t sram_read(uint32_t addr)
- {
- uint8_t byte;
- RAM_DIR = 0x00;
- RAM_PORT = 0xff;
- CTRL_PORT |= (1<<R_RD);
- CTRL_PORT |= (1<<R_WR);
- spi_master_transmit((uint8_t)(addr>>16));
- spi_master_transmit((uint8_t)(addr>>8));
- spi_master_transmit((uint8_t)(addr>>0));
- LATCH_PORT |= (1<<S_LATCH);
- LATCH_PORT &= ~(1<<S_LATCH);
- CTRL_PORT &= ~(1<<R_RD);
-
- asm volatile ("nop");
- asm volatile ("nop");
- asm volatile ("nop");
- asm volatile ("nop");
- asm volatile ("nop");
- asm volatile ("nop");
- asm volatile ("nop");
- asm volatile ("nop");
- byte = RAM_REG;
- CTRL_PORT |= (1<<R_RD);
- RAM_DIR =0x00;
- RAM_PORT =0x00;
- return byte;
- }
- void sram_write(uint32_t addr, uint8_t data)
- {
- RAM_DIR = 0xff;
- CTRL_PORT |= (1<<R_RD);
- CTRL_PORT |= (1<<R_WR);
- spi_master_transmit((uint8_t)(addr>>16));
- spi_master_transmit((uint8_t)(addr>>8));
- spi_master_transmit((uint8_t)(addr>>0));
- LATCH_PORT |= (1<<S_LATCH);
- LATCH_PORT &= ~(1<<S_LATCH);
-
- CTRL_PORT &= ~(1<<R_WR);
- RAM_PORT = data;
- CTRL_PORT |= (1<<R_WR);
- RAM_DIR = 0x00;
- RAM_PORT = 0x00;
- }
- void sram_init(void){
-
- RAM_DIR = 0x00;
- RAM_PORT = 0x00;
- CTR_DIR |= ((1<<R_WR) | (1<<R_RD));
- CTRL_PORT |= (1<<R_RD);
- CTRL_PORT |= (1<<R_WR);
- LED_PORT |= (1<<D_LED0);
- }
- void sram_snes_mode(void){
- CTRL_PORT |= (1<<R_WR);
- CTRL_PORT &= ~(1<<R_RD);
- }
- void sram_clear(uint32_t addr, uint32_t len){
- uint32_t i;
- for (i=addr; i<(addr + len);i++ ){
- if (0==i%0xfff)
- printf("sram_clear %lx\n\r",i);
- sram_write(i, 0x00);
- }
- }
- void sram_copy(uint32_t addr,uint8_t *src, uint32_t len){
- uint32_t i;
- uint8_t *ptr = src;
- for (i=addr; i<(addr + len);i++ )
- sram_write(i, *ptr++);
- }
- void sram_read_buffer(uint32_t addr,uint8_t *dst, uint32_t len){
- uint32_t i;
- uint8_t *ptr = dst;
- for (i=addr; i<(addr + len);i++ ){
- *ptr = sram_read(i);
- ptr++;
- }
- }
- uint8_t sram_check(uint8_t *buffer, uint32_t len){
- for (uint16_t cnt=0; cnt<len; cnt++)
- if (buffer[cnt])
- return 1;
- return 0;
- }
- int main(void)
- {
- uint16_t fat_cluster = 0;
- uint8_t fat_attrib = 0;
- uint32_t fat_size = 0;
- uint32_t rom_addr = 0;
- uint32_t skip_block = 0;
-
- uart_init();
- stdout = &uart_stdout;
-
- sram_init();
- printf("SRAM Init\n");
- spi_init();
- printf("SPI Init\n");
-
- //sram_clear(0x000000, 0x400000);
- //printf("sram_clear\n");
- //printf("read 0x0f0f\n");
- //sram_read(0x0f0f);
- //printf("write 0x0f0f\n");
- //sram_write(0x0f0f,0xaa);
- //while(1);
- while ( mmc_init() !=0) {
- printf("No sdcard...\n");
- }
- printf("MMC Init sone\n");
- fat_init(read_buffer);
- printf("FAT Init done.\n");
- rom_addr = 0x000000;
- printf("Look for %s\n",FILENAME);
- if (fat_search_file((uint8_t*)FILENAME,
- &fat_cluster,
- &fat_size,
- &fat_attrib,
- read_buffer) == 1) {
-
- for (uint16_t block_cnt=0; block_cnt<BLOCKS; block_cnt++) {
- fat_read_file (fat_cluster,read_buffer,block_cnt);
- if (block_cnt % 16 == 0)
- printf("Write Ram 0x%lx Skipped %li\n",rom_addr,skip_block);
-
- if (sram_check(read_buffer,512))
- sram_copy(rom_addr,read_buffer,512);
- else
- skip_block +=1;
- rom_addr += 512;
- }
- printf("Done 0x%lx Skipped %li\n",rom_addr,skip_block);
- }
- printf("Dump Memory\n\r");
- rom_addr = 0x000000;
- for (uint16_t block_cnt=0; block_cnt<BLOCKS; block_cnt++) {
- sram_read_buffer(rom_addr,read_buffer,512);
- dump_packet(rom_addr,512,read_buffer);
- rom_addr += 512;
- }
- printf("\nDone 0x%lx\n",rom_addr);
- sram_snes_mode();
- printf("\nEnter Snes mode\n");
- while(1);
- return 0 ;
-
- }
|