|
@@ -26,6 +26,7 @@
|
|
|
#include <stdlib.h>
|
|
|
#include <avr/pgmspace.h>
|
|
|
#include <avr/eeprom.h>
|
|
|
+#include <string.h>
|
|
|
|
|
|
#include "usbdrv.h"
|
|
|
#include "oddebug.h"
|
|
@@ -51,31 +52,17 @@
|
|
|
|
|
|
|
|
|
|
|
|
-extern const char _rom[] PROGMEM;
|
|
|
extern FILE uart_stdout;
|
|
|
|
|
|
uint8_t debug_level = (DEBUG | DEBUG_USB | DEBUG_CRC | DEBUG_SHM );
|
|
|
|
|
|
-uint8_t read_buffer[TRANSFER_BUFFER_SIZE];
|
|
|
-uint32_t req_addr = 0;
|
|
|
-uint32_t req_addr_end = 0;
|
|
|
-uint32_t req_size;
|
|
|
-uint8_t req_bank;
|
|
|
-uint32_t req_bank_size;
|
|
|
-uint16_t req_bank_cnt;
|
|
|
-uint8_t req_percent;
|
|
|
-uint8_t req_percent_last;
|
|
|
-uint8_t req_state = REQ_STATUS_IDLE;
|
|
|
-uint8_t rx_remaining = 0;
|
|
|
-uint8_t tx_remaining = 0;
|
|
|
-uint16_t sync_errors = 0;
|
|
|
-uint8_t tx_buffer[32];
|
|
|
-uint8_t data_buffer[4];
|
|
|
-uint32_t addr;
|
|
|
-uint16_t crc = 0;
|
|
|
-uint8_t loader_enabled = 1;
|
|
|
-
|
|
|
+typedef struct system_t {
|
|
|
+ uint8_t bus_mode;
|
|
|
+ uint8_t rom_mode;
|
|
|
+ uint8_t req_bank;
|
|
|
+} system_t;
|
|
|
|
|
|
+usb_transaction_t usb_trans;
|
|
|
|
|
|
usbMsgLen_t usbFunctionSetup(uchar data[8])
|
|
|
{
|
|
@@ -85,129 +72,139 @@ usbMsgLen_t usbFunctionSetup(uchar data[8])
|
|
|
|
|
|
if (rq->bRequest == USB_BULK_UPLOAD_INIT) {
|
|
|
|
|
|
- req_bank = 0;
|
|
|
- rx_remaining = 0;
|
|
|
+ usb_trans.req_bank = 0;
|
|
|
+ usb_trans.rx_remaining = 0;
|
|
|
debug_P(DEBUG_USB, PSTR("USB_BULK_UPLOAD_INIT: %i %i\n"), rq->wValue.word,
|
|
|
rq->wIndex.word);
|
|
|
- req_bank_size = (uint32_t) (1L << rq->wValue.word);
|
|
|
- req_bank_cnt = rq->wIndex.word;
|
|
|
- req_addr_end = (uint32_t) req_bank_size *req_bank_cnt;
|
|
|
- req_percent = 0;
|
|
|
- req_percent_last = 0;
|
|
|
- sync_errors = 0;
|
|
|
+ usb_trans.req_bank_size = (uint32_t) (1L << rq->wValue.word);
|
|
|
+ usb_trans.req_bank_cnt = rq->wIndex.word;
|
|
|
+ usb_trans.req_addr_end = (uint32_t) usb_trans.req_bank_size * usb_trans.req_bank_cnt;
|
|
|
+ usb_trans.req_percent = 0;
|
|
|
+ usb_trans.req_percent_last = 0;
|
|
|
+ usb_trans.sync_errors = 0;
|
|
|
debug_P(DEBUG_USB,
|
|
|
PSTR("USB_BULK_UPLOAD_INIT: bank_size=0x%08lx bank_cnt=0x%x end_addr=0x%08lx\n"),
|
|
|
- req_bank_size, req_bank_cnt, req_addr_end);
|
|
|
+ usb_trans.req_bank_size, usb_trans.req_bank_cnt, usb_trans.req_addr_end);
|
|
|
|
|
|
shared_memory_write(SHARED_MEM_TX_CMD_UPLOAD_START, 0);
|
|
|
- shared_memory_write(SHARED_MEM_TX_CMD_BANK_COUNT, req_bank_cnt);
|
|
|
- if (req_addr == 0x000000) {
|
|
|
+ shared_memory_write(SHARED_MEM_TX_CMD_BANK_COUNT, usb_trans.req_bank_cnt);
|
|
|
+#if DO_TIMER
|
|
|
+ if (usb_trans.req_addr == 0x000000) {
|
|
|
timer_start();
|
|
|
}
|
|
|
+#endif
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
} else if (rq->bRequest == USB_BULK_UPLOAD_ADDR) {
|
|
|
|
|
|
- req_state = REQ_STATUS_BULK_UPLOAD;
|
|
|
- req_addr = rq->wValue.word;
|
|
|
- req_addr = req_addr << 16;
|
|
|
- req_addr = req_addr | rq->wIndex.word;
|
|
|
- rx_remaining = rq->wLength.word;
|
|
|
+ usb_trans.req_state = REQ_STATUS_BULK_UPLOAD;
|
|
|
+ usb_trans.req_addr = rq->wValue.word;
|
|
|
+ usb_trans.req_addr = usb_trans.req_addr << 16;
|
|
|
+ usb_trans.req_addr = usb_trans.req_addr | rq->wIndex.word;
|
|
|
+ usb_trans.rx_remaining = rq->wLength.word;
|
|
|
|
|
|
|
|
|
|
|
|
- if (req_addr && req_addr % req_bank_size == 0) {
|
|
|
+ if (usb_trans.req_addr && usb_trans.req_addr % usb_trans.req_bank_size == 0) {
|
|
|
+#if DO_TIMER
|
|
|
+
|
|
|
#ifdef FLT_DEBUG
|
|
|
debug_P(DEBUG_USB,
|
|
|
PSTR("USB_BULK_UPLOAD_ADDR: req_bank=0x%02x addr=0x%08lx time=%.4f\n"),
|
|
|
- req_bank, req_addr, timer_stop());
|
|
|
+ usb_trans.req_bank, usb_trans.req_addr, timer_stop());
|
|
|
#else
|
|
|
debug_P(DEBUG_USB,
|
|
|
PSTR("USB_BULK_UPLOAD_ADDR: req_bank=0x%02x addr=0x%08lx time=%i\n"),
|
|
|
- req_bank, req_addr, timer_stop_int());
|
|
|
+ usb_trans.req_bank, usb_trans.req_addr, timer_stop_int());
|
|
|
#endif
|
|
|
- req_bank++;
|
|
|
- timer_start();
|
|
|
+ timer_start();
|
|
|
+#endif
|
|
|
+ usb_trans.req_bank++;
|
|
|
|
|
|
+ } else {
|
|
|
+ sram_bulk_write_start(usb_trans.req_addr);
|
|
|
}
|
|
|
- sram_bulk_write_start(req_addr);
|
|
|
-
|
|
|
ret_len = USB_MAX_TRANS;
|
|
|
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
} else if (rq->bRequest == USB_BULK_UPLOAD_NEXT) {
|
|
|
- req_state = REQ_STATUS_BULK_UPLOAD;
|
|
|
- req_addr = rq->wValue.word;
|
|
|
- req_addr = req_addr << 16;
|
|
|
- req_addr = req_addr | rq->wIndex.word;
|
|
|
- rx_remaining = rq->wLength.word;
|
|
|
-
|
|
|
- req_percent = (uint32_t)( 100 * req_addr ) / req_addr_end;
|
|
|
- if (req_percent!=req_percent_last){
|
|
|
- shared_memory_write(SHARED_MEM_TX_CMD_UPLOAD_PROGESS, req_percent);
|
|
|
+ usb_trans.req_state = REQ_STATUS_BULK_UPLOAD;
|
|
|
+ usb_trans.req_addr = rq->wValue.word;
|
|
|
+ usb_trans.req_addr = usb_trans.req_addr << 16;
|
|
|
+ usb_trans.req_addr = usb_trans.req_addr | rq->wIndex.word;
|
|
|
+ usb_trans.rx_remaining = rq->wLength.word;
|
|
|
+
|
|
|
+#if DO_SHM
|
|
|
+ usb_trans.req_percent = (uint32_t)( 100 * usb_trans.req_addr ) / usb_trans.req_addr_end;
|
|
|
+ if (usb_trans.req_percent!=usb_trans.req_percent_last){
|
|
|
+ shared_memory_write(SHARED_MEM_TX_CMD_UPLOAD_PROGESS, usb_trans.req_percent);
|
|
|
}
|
|
|
- req_percent_last = req_percent;
|
|
|
+ usb_trans.req_percent_last = usb_trans.req_percent;
|
|
|
+ shared_memory_scratchpad_region_save_helper(usb_trans.req_addr);
|
|
|
+#endif
|
|
|
+ if (usb_trans.req_addr && (usb_trans.req_addr % usb_trans.req_bank_size) == 0) {
|
|
|
+#if DO_TIMER
|
|
|
|
|
|
- shared_memory_scratchpad_region_save_helper(req_addr);
|
|
|
-
|
|
|
- if (req_addr && (req_addr % req_bank_size) == 0) {
|
|
|
#ifdef FLT_DEBUG
|
|
|
debug_P(DEBUG_USB,
|
|
|
PSTR("USB_BULK_UPLOAD_NEXT: req_bank=0x%02x addr=0x%08lx time=%.4f\n"),
|
|
|
- req_bank, req_addr, timer_stop());
|
|
|
+ usb_trans.req_bank, usb_trans.req_addr, timer_stop());
|
|
|
#else
|
|
|
debug_P(DEBUG_USB,
|
|
|
PSTR("USB_BULK_UPLOAD_NEXT: req_bank=0x%02x addr=0x%08lx time=%i\n"),
|
|
|
- req_bank, req_addr, timer_stop_int());
|
|
|
+ usb_trans.req_bank, usb_trans.req_addr, timer_stop_int());
|
|
|
+#endif
|
|
|
+ timer_start();
|
|
|
+#endif
|
|
|
+ usb_trans.req_bank++;
|
|
|
+#if DO_SHM
|
|
|
+ shared_memory_write(SHARED_MEM_TX_CMD_BANK_CURRENT, usb_trans.req_bank);
|
|
|
#endif
|
|
|
- req_bank++;
|
|
|
- timer_start();
|
|
|
- shared_memory_write(SHARED_MEM_TX_CMD_BANK_CURRENT, req_bank);
|
|
|
-
|
|
|
}
|
|
|
ret_len = USB_MAX_TRANS;
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
} else if (rq->bRequest == USB_BULK_UPLOAD_END) {
|
|
|
- if (req_state != REQ_STATUS_BULK_UPLOAD) {
|
|
|
+ if (usb_trans.req_state != REQ_STATUS_BULK_UPLOAD) {
|
|
|
debug_P(DEBUG_USB,
|
|
|
PSTR("USB_BULK_UPLOAD_END: ERROR state is not REQ_STATUS_BULK_UPLOAD\n"));
|
|
|
return 0;
|
|
|
}
|
|
|
debug_P(DEBUG_USB, PSTR("USB_BULK_UPLOAD_END:\n"));
|
|
|
- req_state = REQ_STATUS_IDLE;
|
|
|
+ usb_trans.req_state = REQ_STATUS_IDLE;
|
|
|
sram_bulk_write_end();
|
|
|
+#if DO_SHM
|
|
|
shared_memory_write(SHARED_MEM_TX_CMD_UPLOAD_END, 0);
|
|
|
+#endif
|
|
|
ret_len = 0;
|
|
|
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
} else if (rq->bRequest == USB_CRC) {
|
|
|
- req_addr = rq->wValue.word;
|
|
|
- req_addr = req_addr << 16;
|
|
|
- req_addr = req_addr | rq->wIndex.word;
|
|
|
- debug_P(DEBUG_USB, PSTR("USB_CRC: addr=0x%08lx \n"), req_addr);
|
|
|
- crc_check_bulk_memory(0x000000, req_addr, req_bank_size);
|
|
|
+ usb_trans.req_addr = rq->wValue.word;
|
|
|
+ usb_trans.req_addr = usb_trans.req_addr << 16;
|
|
|
+ usb_trans.req_addr = usb_trans.req_addr | rq->wIndex.word;
|
|
|
+ debug_P(DEBUG_USB, PSTR("USB_CRC: addr=0x%08lx \n"), usb_trans.req_addr);
|
|
|
+ crc_check_bulk_memory(0x000000, usb_trans.req_addr, usb_trans.req_bank_size);
|
|
|
ret_len = 0;
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
} else if (rq->bRequest == USB_MODE_SNES) {
|
|
|
- req_state = REQ_STATUS_SNES;
|
|
|
+ usb_trans.req_state = REQ_STATUS_SNES;
|
|
|
debug_P(DEBUG_USB, PSTR("USB_MODE_SNES:\n"));
|
|
|
ret_len = 0;
|
|
|
- pwm_stop();
|
|
|
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
} else if (rq->bRequest == USB_MODE_AVR) {
|
|
|
- req_state = REQ_STATUS_AVR;
|
|
|
+ usb_trans.req_state = REQ_STATUS_AVR;
|
|
|
debug_P(DEBUG_USB, PSTR("USB_MODE_AVR:\n"));
|
|
|
ret_len = 0;
|
|
|
/*
|
|
@@ -220,96 +217,29 @@ usbMsgLen_t usbFunctionSetup(uchar data[8])
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
-
|
|
|
- } else if (rq->bRequest == USB_CRC_ADDR) {
|
|
|
- req_state = REQ_STATUS_CRC;
|
|
|
- req_addr = rq->wValue.word;
|
|
|
- req_addr = req_addr << 16;
|
|
|
- req_addr = req_addr | rq->wIndex.word;
|
|
|
- debug_P(DEBUG_USB, PSTR("USB_CRC_ADDR: addr=0x%lx size=%i\n"), req_addr,
|
|
|
- rq->wLength.word);
|
|
|
- req_size = rq->wLength.word;
|
|
|
- req_size = req_size << 2;
|
|
|
- tx_remaining = 2;
|
|
|
- debug_P(DEBUG_USB, PSTR("USB_CRC_ADDR: addr=0x%lx size=%li\n"), req_addr,
|
|
|
- req_size);
|
|
|
-
|
|
|
- crc = crc_check_memory_range(req_addr, req_size, read_buffer);
|
|
|
- tx_buffer[0] = crc & 0xff;
|
|
|
- tx_buffer[1] = (crc >> 8) & 0xff;
|
|
|
- ret_len = 2;
|
|
|
- req_state = REQ_STATUS_IDLE;
|
|
|
-
|
|
|
-
|
|
|
} else if (rq->bRequest == USB_SET_LAODER) {
|
|
|
- loader_enabled = rq->wValue.word;
|
|
|
+ usb_trans.loader_enabled = rq->wValue.word;
|
|
|
ret_len = 0;
|
|
|
}
|
|
|
-
|
|
|
- usbMsgPtr = data_buffer;
|
|
|
- return ret_len; /* default for not implemented requests: return no data back to host */
|
|
|
+ usbMsgPtr = usb_trans.rx_buffer;
|
|
|
+ return ret_len;
|
|
|
}
|
|
|
|
|
|
-
|
|
|
/*
|
|
|
* -------------------------------------------------------------------------
|
|
|
*/
|
|
|
|
|
|
|
|
|
-void boot_startup_rom(uint16_t init_delay)
|
|
|
-{
|
|
|
- info_P(PSTR("Fetch loader rom\n"));
|
|
|
- info_P(PSTR("Activate AVR bus\n"));
|
|
|
- avr_bus_active();
|
|
|
- info_P(PSTR("IRQ off\n"));
|
|
|
- snes_irq_lo();
|
|
|
- snes_irq_off();
|
|
|
- snes_lorom();
|
|
|
- rle_decode(&_rom, ROM_BUFFER_SIZE, 0x000000);
|
|
|
- info_P(PSTR("\n"));
|
|
|
-
|
|
|
-#if DO_CRC_CHECK_LOADER
|
|
|
- dump_memory(0x010000 - 0x100, 0x010000);
|
|
|
- uint16_t crc;
|
|
|
- crc = crc_check_bulk_memory((uint32_t)0x000000,0x010000, 0x010000);
|
|
|
- info(PSTR("crc=%x\n"),crc);
|
|
|
-#endif
|
|
|
-
|
|
|
- snes_irq_lo();
|
|
|
- snes_irq_off();
|
|
|
- snes_hirom();
|
|
|
- snes_wr_disable();
|
|
|
-
|
|
|
- snes_bus_active();
|
|
|
- info_P(PSTR("Activate SNES bus\n"));
|
|
|
- send_reset();
|
|
|
- _delay_ms(init_delay);
|
|
|
-}
|
|
|
-
|
|
|
-void banner(){
|
|
|
- uint8_t i;
|
|
|
- for (i=0;i<40;i++)
|
|
|
- info_P(PSTR("\n"));
|
|
|
- info_P(PSTR(" ________ .__ __ ________ ____ ________\n"));
|
|
|
- info_P(PSTR(" \\_____ \\ __ __|__| ____ | | __\\______ \\ _______ _/_ |/ _____/\n"));
|
|
|
- info_P(PSTR(" / / \\ \\| | \\ |/ ___\\| |/ / | | \\_/ __ \\ \\/ /| / __ \\ \n"));
|
|
|
- info_P(PSTR(" / \\_/. \\ | / \\ \\___| < | ` \\ ___/\\ / | \\ |__\\ \\ \n"));
|
|
|
- info_P(PSTR(" \\_____\\ \\_/____/|__|\\___ >__|_ \\/_______ /\\___ >\\_/ |___|\\_____ / \n"));
|
|
|
- info_P(PSTR(" \\__> \\/ \\/ \\/ \\/ \\/ \n"));
|
|
|
- info_P(PSTR("\n"));
|
|
|
- info_P(PSTR(" www.optixx.org\n"));
|
|
|
- info_P(PSTR("\n"));
|
|
|
- info_P(PSTR("System Hw: %s Sw: %s\n"),HW_VERSION,SW_VERSION);
|
|
|
-
|
|
|
-}
|
|
|
-
|
|
|
void globals_init(){
|
|
|
- req_addr = 0;
|
|
|
- req_addr_end = 0;
|
|
|
- req_state = REQ_STATUS_IDLE;
|
|
|
- rx_remaining = 0;
|
|
|
- tx_remaining = 0;
|
|
|
- sync_errors = 0;
|
|
|
+ memset(&usb_trans,0,sizeof(usb_transaction_t));
|
|
|
+
|
|
|
+ usb_trans.req_addr = 0;
|
|
|
+ usb_trans.req_addr_end = 0;
|
|
|
+ usb_trans.req_state = REQ_STATUS_IDLE;
|
|
|
+ usb_trans.rx_remaining = 0;
|
|
|
+ usb_trans.tx_remaining = 0;
|
|
|
+ usb_trans.sync_errors = 0;
|
|
|
+ usb_trans.loader_enabled = 1;
|
|
|
}
|
|
|
|
|
|
int main(void)
|
|
@@ -341,13 +271,15 @@ int main(void)
|
|
|
snes_wr_disable();
|
|
|
sei();
|
|
|
info_P(PSTR("USB poll\n"));
|
|
|
- while (req_state != REQ_STATUS_SNES) {
|
|
|
+ while (usb_trans.req_state != REQ_STATUS_SNES) {
|
|
|
usbPoll();
|
|
|
shell_run();
|
|
|
}
|
|
|
|
|
|
+#if DO_SHM
|
|
|
|
|
|
shared_memory_write(SHARED_MEM_TX_CMD_TERMINATE, 0);
|
|
|
+#endif
|
|
|
|
|
|
#if DO_SHM_SCRATCHPAD
|
|
|
shared_memory_scratchpad_region_tx_restore();
|
|
@@ -356,7 +288,7 @@ int main(void)
|
|
|
|
|
|
#if DO_CRC_CHECK
|
|
|
info_P(PSTR("-->CRC Check\n"));
|
|
|
- crc_check_bulk_memory(0x000000, req_bank_size * req_bank_cnt, req_bank_size);
|
|
|
+ crc_check_bulk_memory(0x000000, usb_trans.req_bank_size * usb_trans.req_bank_cnt, usb_trans.req_bank_size);
|
|
|
#endif
|
|
|
|
|
|
info_P(PSTR("-->Switch TO SNES\n"));
|
|
@@ -368,24 +300,20 @@ int main(void)
|
|
|
irq_stop();
|
|
|
send_reset();
|
|
|
info_P(PSTR("Poll USB\n"));
|
|
|
- while ((req_state != REQ_STATUS_AVR)) {
|
|
|
+ while ((usb_trans.req_state != REQ_STATUS_AVR)) {
|
|
|
usbPoll();
|
|
|
shell_run();
|
|
|
}
|
|
|
info_P(PSTR("-->Switch TO AVR\n"));
|
|
|
-
|
|
|
shared_memory_init();
|
|
|
irq_init();
|
|
|
-
|
|
|
- if(loader_enabled)
|
|
|
+ if(usb_trans.loader_enabled)
|
|
|
boot_startup_rom(500);
|
|
|
else
|
|
|
{
|
|
|
avr_bus_active();
|
|
|
send_reset();
|
|
|
}
|
|
|
-
|
|
|
-
|
|
|
}
|
|
|
return 0;
|
|
|
}
|