12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206 |
- # IA32 OPCODE MAP
- # Tab-delimited file of Intel Opcode Tables
- # Each table begins with the line
- # ^TABLE $NAME\tindex $INDEX\ttype $TYPE\tshift $SHIFT\tmask $MASK\tminlim $MIN\tmaxlim $MAX\tname $NAME
- # and ends with the line
- # END TABLE
- # Each instruction is formed of the line
- # ^INSN $TABLE\t$MFLAG\t$DFLAG\t$SFLAG\t$AFLAG\t$CPU
- # \t$MNEM\t$DEST\t$SRC\t$AUX\t$EFLAGS\t$COMMENT
- # Note that this is a single line: the newline in the above is for clarity.
- # The fields are:
- # TABLE : index of next lookup table if appropriate
- # MFLAG : mnemonic (instruction) flags
- # DFLAG : destination (1st) operand flags
- # SFLAG : source (2nd) operand flags
- # AFLAG : aux (3rd) operand flags
- # CPU : minimum CPU version supporting this insn
- # MNEM : ASCII mnemonic
- # DEST : hard-coded destination operand
- # SRC : hard-coded source operand
- # AUX : hard-coded aux operand
- # EFLAGS : cpu flags effected by instruction
- # IMPLICIT: implicit operands
- # CMT : comment : usually the byte or index in the table
- # Obviously blank lines and lines beginning with '#' are ignored.
- PREFIX ia32
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_Main tbl_opcode shift 0 mask 255 minlim 0 maxlim 255 "One-byte Opcodes"
- #______________________________________________________________________________
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_G | OPTYPE_b | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_G | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_RR | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_PUSH ADDRMETH_RS | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 0 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RS | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 0 0 0 0 33
- INSN 0 INS_OR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_G | OPTYPE_b | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_G | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_RR | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_PUSH ADDRMETH_RS | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 1 0 0 0 33
- INSN idx_0F 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_ADD ADDRMETH_G | OPTYPE_b | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_ADD ADDRMETH_G | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_ADD ADDRMETH_RR | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_ADD ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_PUSH ADDRMETH_RS | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 2 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RS | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 2 0 0 0 33
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_G | OPTYPE_b | OP_W | OP_SIGNED | OP_R ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_G | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_RR | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_RR | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_PUSH ADDRMETH_RS | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 3 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RS | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 3 0 0 0 33
- INSN 0 INS_AND ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_AND ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_AND ADDRMETH_G | OPTYPE_b | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_AND ADDRMETH_G | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_AND ADDRMETH_RR | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_AND ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_ES ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_BCDCONV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "daa" 0 0 0 INS_SET_SIGN|INS_SET_ZERO|INS_SET_CARRY|INS_SET_PARITY|INS_TEST_CARRY 12
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_G | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_G | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_RR | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_RR | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_CS | PREFIX_NOTTAKEN ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_BCDCONV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "das" 0 0 0 INS_SET_SIGN|INS_SET_ZERO|INS_SET_CARRY|INS_SET_PARITY|INS_TEST_CARRY 0
- INSN 0 INS_XOR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_G | OPTYPE_b | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_G | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_RR | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_SS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_BCDCONV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "aaa" 0 0 0 INS_SET_CARRY 1
- INSN 0 INS_CMP ADDRMETH_E | OPTYPE_b | OP_R ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_G | OPTYPE_b | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_G | OPTYPE_v | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_RR | OPTYPE_b | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_RR | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_DS | PREFIX_TAKEN ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_BCDCONV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "aas" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 0 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 1 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 2 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 3 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 4 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 5 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 6 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_INC ADDRMETH_RR | OPTYPE_v | OP_R | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 7 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 0 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 1 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 2 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 3 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 4 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 5 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 6 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 7 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 0 0 0 0 33
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 1 0 0 0 33
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 2 0 0 0 33
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 3 0 0 0 33
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 4 0 0 0 33
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 5 0 0 0 33
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 6 0 0 0 33
- INSN 0 INS_PUSH ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 7 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 0 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 1 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 2 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 3 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 4 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 5 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 6 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RR | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 7 0 0 0 33
- INSN 0 INS_PUSHREGS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "pushad" 0 0 0 0 36
- INSN 0 INS_POPREGS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "popad" 0 0 0 0 34
- INSN 0 INS_BOUNDS ADDRMETH_G | OPTYPE_v | OP_R ADDRMETH_M | OPTYPE_a | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "bound" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_w | OP_R ADDRMETH_G | OPTYPE_w | OP_R ARG_NONE cpu_80386 | isa_GP "arpl" 0 0 0 INS_SET_ZERO 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_FS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_GS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_66 INS_NOTE_PREFIX | PREFIX_OP_SIZE ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_ADDR_SIZE ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_PUSH ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 0 0 0 0 33
- INSN 0 INS_MUL ADDRMETH_G | OPTYPE_v | OP_SIGNED | OP_R | OP_W ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R cpu_80386 | isa_GP "imul" 0 0 0 INS_SET_OFLOW|INS_SET_CARRY 0
- INSN 0 INS_PUSH ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 0 0 0 0 33
- INSN 0 INS_MUL ADDRMETH_G | OPTYPE_v | OP_SIGNED | OP_R | OP_W ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R cpu_80386 | isa_GP "imul" 0 0 0 INS_SET_OFLOW|INS_SET_CARRY 0
- INSN 0 INS_IN ADDRMETH_Y | OPTYPE_b | OP_W ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "insb" 0 2 0 0 0
- INSN 0 INS_IN ADDRMETH_Y | OPTYPE_v | OP_W ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "insd" 0 2 0 0 0
- INSN 0 INS_OUT ADDRMETH_RR | OPTYPE_b | OP_R ADDRMETH_X | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "outsb" 2 0 0 0 0
- INSN 0 INS_OUT ADDRMETH_RR | OPTYPE_v | OP_R ADDRMETH_X | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "outsb" 2 0 0 0 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jo" 0 0 0 INS_TEST_OFLOW 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jno" 0 0 0 INS_TEST_NOFLOW 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jc" 0 0 0 INS_TEST_CARRY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jnc" 0 0 0 INS_TEST_NCARRY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jz" 0 0 0 INS_TEST_ZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jnz" 0 0 0 INS_TEST_NZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jbe" 0 0 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "ja" 0 0 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "js" 0 0 0 INS_TEST_SIGN 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jns" 0 0 0 INS_TEST_NSIGN 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jpe" 0 0 0 INS_TEST_PARITY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jpo" 0 0 0 INS_TEST_NPARITY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jl" 0 0 0 INS_TEST_SFNEOF 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jge" 0 0 0 INS_TEST_SFEQOF 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jle" 0 0 0 INS_TEST_ZERO|INS_TEST_OR|INS_TEST_SFNEOF 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jg" 0 0 0 INS_TEST_NZERO|INS_TEST_SFEQOF 0
- INSN idx_80 0 ADDRMETH_E | OPTYPE_b ADDRMETH_I | OPTYPE_b ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_81 0 ADDRMETH_E | OPTYPE_v ADDRMETH_I | OPTYPE_v ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_82 0 ADDRMETH_E | OPTYPE_b ADDRMETH_I | OPTYPE_b ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_83 0 ADDRMETH_E | OPTYPE_v ADDRMETH_I | OPTYPE_b ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_TEST ADDRMETH_E | OPTYPE_b | OP_R ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_TEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XCHG ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_E | OPTYPE_b | OP_W ADDRMETH_G | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_E | OPTYPE_v | OP_W ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_b | OP_W ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_E | OPTYPE_w | OP_W ADDRMETH_S | OPTYPE_w | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_M | OPTYPE_m | OP_R ARG_NONE cpu_80386 | isa_GP "lea" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_S | OPTYPE_w | OP_W ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_POP ADDRMETH_E | OPTYPE_v | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 0 0 0 0 33
- INSN 0 INS_NOP ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "nop" 0 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 1 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 2 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 3 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 4 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 5 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 6 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ARG_NONE cpu_80386 | isa_GP "xchg" 0 7 0 0 0
- INSN 0 INS_SZCONV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "cwde" 0 0 0 0 5
- INSN 0 INS_SZCONV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "cdq" 0 0 0 0 11
- INSN 0 INS_CALL ADDRMETH_A | OPTYPE_p | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "callf" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "wait" 0 0 0 0 0
- INSN 0 INS_PUSHFLAGS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "pushfd" 0 0 0 0 37
- INSN 0 INS_POPFLAGS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "popfd" 0 0 0 0 35
- INSN 0 INS_MOV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "sahf" 0 0 0 INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 43
- INSN 0 INS_MOV ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "lahf" 0 0 0 0 24
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_O | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_O | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_O | OPTYPE_b | OP_W ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_O | OPTYPE_v | OP_W ADDRMETH_RR | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_STRMOV ADDRMETH_Y | OPTYPE_b | OP_W ADDRMETH_X | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "movsb" 0 0 0 0 0
- INSN 0 INS_STRMOV ADDRMETH_Y | OPTYPE_v | OP_W ADDRMETH_X | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "movsd" 0 0 0 0 0
- INSN 0 INS_STRCMP ADDRMETH_Y | OPTYPE_b | OP_R ADDRMETH_X | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "cmpsb" 0 0 0 0 0
- INSN 0 INS_STRCMP ADDRMETH_X | OPTYPE_v | OP_R ADDRMETH_Y | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "cmpsd" 0 0 0 0 0
- INSN 0 INS_TEST ADDRMETH_RR | OPTYPE_b | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_TEST ADDRMETH_RR | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_STRSTOR ADDRMETH_Y | OPTYPE_b | OP_W ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "stosb" 0 0 0 0 0
- INSN 0 INS_STRSTOR ADDRMETH_Y | OPTYPE_v | OP_W ADDRMETH_RR | OPTYPE_v |OP_R ARG_NONE cpu_80386 | isa_GP "stosd" 0 0 0 0 0
- INSN 0 INS_STRLOAD ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_X| OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "lodsb" 0 0 0 0 0
- INSN 0 INS_STRLOAD ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_X| OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "lodsd" 0 0 0 0 0
- INSN 0 INS_STRCMP ADDRMETH_RR | OPTYPE_b | OP_R ADDRMETH_Y | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "scasb" 0 0 0 0 0
- INSN 0 INS_STRCMP ADDRMETH_RR | OPTYPE_v | OP_R ADDRMETH_Y | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "scasd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 1 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 2 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 3 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 4 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 5 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 6 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 7 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 1 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 2 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 3 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 4 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 5 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 6 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 7 0 0 0 0
- INSN idx_C0 0 ADDRMETH_E | OPTYPE_b ADDRMETH_I | OPTYPE_b ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_C1 0 ADDRMETH_E | OPTYPE_v ADDRMETH_I | OPTYPE_b ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_RET ADDRMETH_I | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "ret" 0 0 0 0 3
- INSN 0 INS_RET ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "ret" 0 0 0 0 3
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_M | OPTYPE_p | OP_R ARG_NONE cpu_80386 | isa_GP "les" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_M | OPTYPE_p | OP_R ARG_NONE cpu_80386 | isa_GP "lds" 0 0 0 0 0
- INSN idx_C6 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_C7 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_ENTER ADDRMETH_I | OPTYPE_w | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "enter" 0 0 0 0 15
- INSN 0 INS_LEAVE ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "leave" 0 0 0 0 26
- INSN 0 INS_RET ADDRMETH_I | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "retf" 0 0 0 0 3
- INSN 0 INS_RET ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "retf" 0 0 0 0 3
- INSN 0 INS_DEBUG ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "int3" 0 0 0 0 0
- INSN 0 INS_TRAP ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "int" 0 0 0 0 0
- INSN 0 INS_OFLOW ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "into" 0 0 0 INS_TEST_OFLOW 0
- INSN 0 INS_TRET ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "iret" 0 0 0 INS_SET_ALL|INS_SET_DIR 0
- INSN idx_D0 0 ADDRMETH_E | OPTYPE_b ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 1 0 0 0
- INSN idx_D1 0 ADDRMETH_E | OPTYPE_v ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 1 0 0 0
- INSN idx_D2 0 ADDRMETH_E | OPTYPE_b ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 1 0 0 0
- INSN idx_D3 0 ADDRMETH_E | OPTYPE_v ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 1 0 0 0
- INSN 0 INS_BCDCONV ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "aam" 0 0 0 INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_BCDCONV ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "aad" 0 0 0 INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 2
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_XLAT ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "xlat" 0 0 0 0 53
- INSN idx_D8 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_D9 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_DA 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_DB 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_DC 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_DD 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_DE 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_DF 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "loopnz" 0 0 0 INS_TEST_NZERO 31
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "loopz" 0 0 0 INS_TEST_ZERO 31
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "loop" 0 0 0 0 31
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_b | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jcxz" 0 0 0 0 31
- INSN 0 INS_IN ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "in" 0 0 0 0 0
- INSN 0 INS_IN ADDRMETH_RR | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "in" 0 0 0 0 0
- INSN 0 INS_OUT ADDRMETH_I | OPTYPE_b | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "out" 0 0 0 0 0
- INSN 0 INS_OUT ADDRMETH_I | OPTYPE_b | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "out" 0 0 0 0 0
- INSN 0 INS_CALL ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "call" 0 0 0 0 3
- INSN 0 INS_BRANCH ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jmp" 0 0 0 0 0
- INSN 0 INS_BRANCH ADDRMETH_A | OPTYPE_p | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jmpf" 0 0 0 0 0
- INSN 0 INS_BRANCH ADDRMETH_J | OPTYPE_b | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jmp" 0 0 0 0 0
- INSN 0 INS_IN ADDRMETH_RR | OPTYPE_b| OP_W ADDRMETH_RR | OPTYPE_w| OP_R ARG_NONE cpu_80386 | isa_GP "in" 0 2 0 0 0
- INSN 0 INS_IN ADDRMETH_RR | OPTYPE_v | OP_W ADDRMETH_RR | OPTYPE_w| OP_R ARG_NONE cpu_80386 | isa_GP "in" 0 2 0 0 0
- INSN 0 INS_OUT ADDRMETH_RR | OPTYPE_w| OP_R ADDRMETH_RR | OPTYPE_b| OP_R ARG_NONE cpu_80386 | isa_GP "out" 2 0 0 0 0
- INSN 0 INS_OUT ADDRMETH_RR | OPTYPE_w| OP_R ADDRMETH_RR | OPTYPE_v| OP_R ARG_NONE cpu_80386 | isa_GP "out" 2 0 0 0 0
- INSN 0 INS_NOTE_PREFIX | PREFIX_LOCK ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_F2 INS_NOTE_PREFIX | PREFIX_REPNZ ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_F3 INS_NOTE_PREFIX | PREFIX_REPZ ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_HALT ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "hlt" 0 0 0 0 0
- INSN 0 INS_TOGCF ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "cmc" 0 0 0 INS_SET_CARRY 0
- INSN idx_F6 0 ADDRMETH_E | OPTYPE_b ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_F7 0 ADDRMETH_E | OPTYPE_v ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_CLEARCF ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "clc" 0 0 0 INS_SET_NCARRY 0
- INSN 0 INS_SETCF ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "stc" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "cli" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "sti" 0 0 0 0 0
- INSN 0 INS_CLEARDF ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "cld" 0 0 0 INS_SET_NDIR 0
- INSN 0 INS_SETDF ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "std" 0 0 0 INS_SET_DIR 0
- INSN idx_FE 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_FF 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_66 tbl_prefix shift 0 mask 255 minlim 15 maxlim 15 "SIMD 66 one-byte Opcodes"
- #______________________________________________________________________________
- INSN idx_660F 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- # Table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_F2 tbl_prefix shift 0 mask 255 minlim 15 maxlim 15 "SIMD F2 one-byte Opcodes"
- #______________________________________________________________________________
- INSN idx_F20F 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- # Table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- # TODO
- # lookup: if ( >= minlin && <= maxlim ) idx -= minlim;
- # 0x90 == 1001 0000 ; val >> 4 ; 1000 - 1001
- TABLE tbl_F3 tbl_prefix shift 0 mask 255 minlim 15 maxlim 144 "SIMD F3 one-byte Opcodes"
- #______________________________________________________________________________
- INSN idx_F30F 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "pause" 0 0 0 0 0
- # Table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F tbl_opcode shift 0 mask 255 minlim 0 maxlim 255 "Two-byte Opcodes"
- #______________________________________________________________________________
- INSN idx_0F00 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN idx_0F01 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE cpu_80386 | isa_GP "lar" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE cpu_80386 | isa_GP "lsl" 0 0 0 INS_SET_ZERO 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_CLTS ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "clts" 0 0 0 0 6
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_80486 | isa_GP "invd" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_80486 | isa_GP "wbinvd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ARG_NONE ARG_NONE ARG_NONE cpu_PENTPRO | isa_GP "ud2" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "prefetchw" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "femms" 0 0 0 0 0
- INSN idx_0F0F INS_NOTE_SUFFIX ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movups" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_W | OPTYPE_ps | OP_W ADDRMETH_V | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movups" 0 0 0 0 0
- INSN idx_0F12 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_q | OP_W ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movlps" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "unpcklps" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "unpckhps" 0 0 0 0 0
- INSN idx_0F16 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_q | OP_W ADDRMETH_V | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movhps" 0 0 0 0 0
- INSN idx_0F18 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_R | OPTYPE_d | OP_W ADDRMETH_C | OPTYPE_d | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_R | OPTYPE_d | OP_W ADDRMETH_D | OPTYPE_d | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_C | OPTYPE_d | OP_W ADDRMETH_R | OPTYPE_d | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_D | OPTYPE_d | OP_W ADDRMETH_R | OPTYPE_d | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_R | OPTYPE_d | OP_W ADDRMETH_T | OPTYPE_d | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_T | OPTYPE_d | OP_W ADDRMETH_R | OPTYPE_d | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movaps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_W | OPTYPE_ps | OP_W ADDRMETH_V | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movaps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "cvtpi2ps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_W | OPTYPE_ps | OP_W ADDRMETH_V | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movntps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "cvttps2pi" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "cvtps2pi" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_ss | OP_W ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "ucomiss" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ss | OP_W ARG_NONE cpu_PENTIUM2 | isa_GP "comiss" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "wrmsr" 0 0 0 0 52
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "rdtsc" 0 0 0 0 40
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "rdmsr" 0 0 0 0 38
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTPRO | isa_GP "rdpmc" 0 0 0 0 39
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "sysenter" 0 0 0 0 50
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "sysexit" 0 0 0 0 51
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovo" 0 0 0 INS_TEST_OFLOW 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovno" 0 0 0 INS_TEST_NOFLOW 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovc" 0 0 0 INS_TEST_CARRY 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovnc" 0 0 0 INS_TEST_NCARRY 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovz" 0 0 0 INS_TEST_ZERO 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovnz" 0 0 0 INS_TEST_NZERO 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovbe" 0 0 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmova" 0 0 0 INS_TEST_NZERO|INS_TEST_NCARRY 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovs" 0 0 0 INS_TEST_SIGN 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovns" 0 0 0 INS_TEST_NSIGN 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovp" 0 0 0 INS_TEST_PARITY 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovnp" 0 0 0 INS_TEST_NPARITY 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovl" 0 0 0 INS_TEST_SFNEOF 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovge" 0 0 0 INS_TEST_SFEQOF 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovle" 0 0 0 INS_TEST_ZERO|INS_TEST_OR|INS_TEST_SFNEOF 0
- INSN 0 INS_MOVCC ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_PENTPRO | isa_GP "cmovg" 0 0 0 INS_TEST_NZERO|INS_TEST_SFEQOF 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_d | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movmskps" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "sqrtps" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "rsqrtps" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "rcpps" 0 0 0 0 0
- INSN 0 INS_AND ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "andps" 0 0 0 0 0
- INSN 0 INS_AND ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "andnps" 0 0 0 0 0
- INSN 0 INS_OR ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "orps" 0 0 0 0 0
- INSN 0 INS_XOR ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "xorps" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "addps" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "mulps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_pd ADDRMETH_W | OPTYPE_q ARG_NONE cpu_PENTIUM4 | isa_GP "cvtps2pd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtdq2ps" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "subps" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "minps" 0 0 0 0 0
- INSN 0 INS_DIV ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "divps" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "maxps" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "punpcklbw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "punpcklwd" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "punpckldq" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "packsswb" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pcmpgtb" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pcmpgtw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pcmpgtd" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "packuswb" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "punpckhbw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "punpckhwd" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "punpckhdq" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "packssdw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_P | OPTYPE_d | OP_W ADDRMETH_E | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "movd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "movq" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM2 | isa_GP "pshufw" 0 0 0 0 0
- INSN idx_0F71 0 ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "" 0 0 0 0 0
- INSN idx_0F72 0 ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "" 0 0 0 0 0
- INSN idx_0F73 0 ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pcmpeqb" 0 0 0 0 0
- INSN 0 INS_CMP ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pcmpeqw" 0 0 0 0 0
- INSN 0 INS_CMP ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pcmpeqd" 0 0 0 0 0
- INSN 0 INS_OTHER ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "emms" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_E | OPTYPE_d | OP_W ADDRMETH_P | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "movd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_Q | OPTYPE_q | OP_W ADDRMETH_P | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "movq" 0 0 0 0 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jo" 0 0 0 INS_TEST_OFLOW 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jno" 0 0 0 INS_TEST_NOFLOW 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jc" 0 0 0 INS_TEST_CARRY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jnc" 0 0 0 INS_TEST_NCARRY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jz" 0 0 0 INS_TEST_ZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jnz" 0 0 0 INS_TEST_NZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jbe" 0 0 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "ja" 0 0 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "js" 0 0 0 INS_TEST_SIGN 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jns" 0 0 0 INS_TEST_NSIGN 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jpe" 0 0 0 INS_TEST_PARITY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jpo" 0 0 0 INS_TEST_NPARITY 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jl" 0 0 0 INS_TEST_SFNEOF 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jge" 0 0 0 INS_TEST_SFEQOF 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jle" 0 0 0 INS_TEST_ZERO|INS_TEST_OR|INS_TEST_SFNEOF 0
- INSN 0 INS_BRANCHCC ADDRMETH_J | OPTYPE_v | OP_X | OP_SIGNED ARG_NONE ARG_NONE cpu_80386 | isa_GP "jg" 0 0 0 INS_TEST_NZERO|INS_TEST_SFEQOF 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "seto" 0 0 0 INS_TEST_OFLOW 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setno" 0 0 0 INS_TEST_OFLOW 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setc" 0 0 0 INS_TEST_CARRY 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setnc" 0 0 0 INS_TEST_NCARRY 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setz" 0 0 0 INS_TEST_ZERO 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setnz" 0 0 0 INS_TEST_NZERO 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setbe" 0 0 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "seta" 0 0 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "sets" 0 0 0 INS_TEST_SIGN 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setns" 0 0 0 INS_TEST_NSIGN 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setpe" 0 0 0 INS_TEST_PARITY 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setpo" 0 0 0 INS_TEST_NPARITY 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setl" 0 0 0 INS_TEST_SFNEOF 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setge" 0 0 0 INS_TEST_SFEQOF 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setle" 0 0 0 INS_TEST_ZERO|INS_TEST_OR|INS_TEST_SFNEOF 0
- INSN 0 INS_MOVCC ADDRMETH_E | OPTYPE_b | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "setg" 0 0 0 INS_TEST_NZERO|INS_TEST_SFEQOF 0
- INSN 0 INS_PUSH ADDRMETH_RS | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 4 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RS | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 4 0 0 0 33
- INSN 0 INS_CPUID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "cpuid" 0 0 0 0 10
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "bt" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_80386 | isa_GP "shld" 0 0 0 INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ADDRMETH_I | OP_R | OPTYPE_b | ADDRMETH_RR cpu_80386 | isa_GP "shld" 0 0 1 INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_PUSH ADDRMETH_RS | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 5 0 0 0 33
- INSN 0 INS_POP ADDRMETH_RS | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "pop" 5 0 0 0 33
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "rsm" 0 0 0 INS_SET_ALL|INS_SET_DIR 42
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "bts" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_80386 | isa_GP "shrd" 0 0 0 INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_R ADDRMETH_RR | OP_R | OPTYPE_b cpu_80386 | isa_GP "shrd" 0 0 1 INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN idx_0FAE 0 ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_G | OPTYPE_v | OP_SIGNED | OP_R | OP_W ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "imul" 0 0 0 INS_SET_OFLOW|INS_SET_CARRY
- INSN 0 INS_XCHGCC ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_W ARG_NONE cpu_80486 | isa_GP "cmpxchg" 0 0 0 INS_SET_ALL 8
- INSN 0 INS_XCHGCC ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_G | OPTYPE_v | OP_W ARG_NONE cpu_80486 | isa_GP "cmpxchg" 0 0 0 INS_SET_ALL 7
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_M | OPTYPE_p | OP_W ARG_NONE cpu_80386 | isa_GP "lss" 0 0 0 0 0
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "btr" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_M | OPTYPE_p | OP_W ARG_NONE cpu_80386 | isa_GP "lfs" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_M | OPTYPE_p | OP_W ARG_NONE cpu_80386 | isa_GP "lgs" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "movzx" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE cpu_80386 | isa_GP "movzx" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "ud1" 0 0 0 0 0
- INSN idx_0FBA 0 ARG_NONE ARG_NONE ARG_NONE cpu_80386 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_G | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "btc" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_BITTEST ADDRMETH_G | OPTYPE_v | OP_R | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "bsf" 0 0 0 INS_SET_ZERO 0
- INSN 0 INS_BITTEST ADDRMETH_G | OPTYPE_v | OP_R | OP_W ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "bsr" 0 0 0 INS_SET_ZERO 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "movsx" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_G | OPTYPE_v | OP_W ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE cpu_80386 | isa_GP "movsx" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_G | OPTYPE_b | OP_W ARG_NONE cpu_80486 | isa_GP "xadd" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "xadd" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "cmpps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_M | OPTYPE_d | OP_W ADDRMETH_G | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movnti" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_E | OPTYPE_w | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM2 | isa_GP "pinsrw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_G | OPTYPE_d | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM2 | isa_GP "pextrw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_ps | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM2 | isa_GP "shufps" 0 0 0 0 0
- INSN 0 INS_XCHGCC ADDRMETH_M | OPTYPE_q | OP_R | OP_W ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "cmpxchg8b" 0 0 0 0 9
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 0 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 1 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 2 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 3 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 4 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 5 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 6 0 0 0 0
- INSN 0 INS_XCHG ADDRMETH_RR | OPTYPE_d | OP_W | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "bswap" 7 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrlw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrld" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrlq" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_R | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddq" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pmullw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_G | OPTYPE_d | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pmovmskb" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psubusb" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psubusw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pminub" 0 0 0 0 0
- INSN 0 INS_AND ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pand" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "paddusb" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "paddusw" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pmaxub" 0 0 0 0 0
- INSN 0 INS_AND ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pandn" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pavgb" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psraw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrad" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pavgw" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pmulhuw" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pmulhw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_W | OPTYPE_q | OP_W ADDRMETH_V | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movntq" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psubsb" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psubsw" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pminsw" 0 0 0 0 0
- INSN 0 INS_OR ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "por" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "paddsb" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "paddsw" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "pmaxsw" 0 0 0 0 0
- INSN 0 INS_XOR ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pxor" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psllw" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pslld" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psllq" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_P | OPTYPE_q | OP_R | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmuludq" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pmaddwd" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "psadbw" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_P | OPTYPE_pi | OP_W ADDRMETH_Q | OPTYPE_pi | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "maskmovq" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psubb" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psubw" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psubd" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_q | OP_R | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubq" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "paddb" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "paddw" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "paddd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_660F tbl_prefix shift 0 mask 255 minlim 16 maxlim 255 "SIMD 66 Two-byte Opcodes"
- #______________________________________________________________________________
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movupd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_W | OPTYPE_pd | OP_R ADDRMETH_V | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movupd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_q | OP_R ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movlpd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_M | OPTYPE_q | OP_R ADDRMETH_V | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movlpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "unpcklpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "unpckhpd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_q | OP_R ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movhpd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_M | OPTYPE_q | OP_R ADDRMETH_V | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movhpd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movapd" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_W | OPTYPE_pd | OP_R ADDRMETH_V | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movapd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtpi2pd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_M | OPTYPE_pd | OP_R ADDRMETH_V | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movntpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_P | OPTYPE_q | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvttpd2pi" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_P | OPTYPE_q | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtpd2pi" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "ucomisd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "comisd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_G | OPTYPE_d | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movmskpd" 0 0 0 0 0
- INSN 0 INS_FSQRT ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "sqrtpd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_AND ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "andpd" 0 0 0 0 0
- INSN 0 INS_AND ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "andnpd" 0 0 0 0 0
- INSN 0 INS_OR ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "orpd" 0 0 0 0 0
- INSN 0 INS_XOR ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "xorpd" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "addpd" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "mulpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtpd2ps" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtps2dq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "subpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "minpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "divpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "maxpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpcklbw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpcklwd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpckldq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "packsswb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pcmpgtb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pcmpgtw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pcmpgtd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "packuswb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_Q | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpckhbw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_Q | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpckhwd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_Q | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpckhdq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_Q | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "packssdw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpcklqdq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "punpckhqdq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_d | OP_R ADDRMETH_E | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movdqa" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "pshufd" 0 0 0 0 0
- INSN idx_660F71 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN idx_660F72 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN idx_660F73 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pcmpeqb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pcmpeqw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pcmpeqd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "haddpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "hsubpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_E | OPTYPE_d | OP_R ADDRMETH_V | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_W | OPTYPE_dq | OP_R ADDRMETH_V | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movdqa" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "cmppd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_w | OP_R ADDRMETH_E | OPTYPE_w | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "pinsrw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_G | OPTYPE_w | OP_R ADDRMETH_W | OPTYPE_w | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "pextrw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "shufpd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "addsubpd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psrlw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psrld" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psrlq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmullw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_W | OPTYPE_q | OP_R ADDRMETH_V | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_G | OPTYPE_d | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmovmskb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubusb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubusw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pminub" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pand" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddusb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddusw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmaxub" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pandn" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pavgb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psraw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psrad" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pavgw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmulhuw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmulhw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvttpd2dq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_M | OPTYPE_dq | OP_R ADDRMETH_V | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movntdq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubsb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubsw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pminsw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "por" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddsb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddsw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmaxsw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pxor" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psllw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pslld" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psllq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmuludq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "pmaddwd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psadbw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "maskmovdqu" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "psubq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddb" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddw" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "paddd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_F20F tbl_prefix shift 0 mask 255 minlim 16 maxlim 255 "SIMD F2 Two-byte Opcodes"
- #______________________________________________________________________________
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movsd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_W | OPTYPE_sd | OP_R ADDRMETH_V | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movsd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_q | OP_R ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movddup" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_E | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtsi2sd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_G | OPTYPE_d | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvttsd2si" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_G | OPTYPE_d | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtsd2si" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "sqrtsd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "addsd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "mulsd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtsd2ss" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "subsd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "minsd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "divsd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "maxsd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "pshuflw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "haddps" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "hsubps" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_sd | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "cmpsd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "addsubps" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_P | OPTYPE_q | OP_R ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movdq2q" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_pd | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtpd2dq" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_M | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "lddqu" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_F30F tbl_prefix shift 0 mask 255 minlim 16 maxlim 255 "SIMD F3 Two-byte Opcodes"
- #______________________________________________________________________________
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_W | OPTYPE_ss | OP_R ADDRMETH_V | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movsldup" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ps | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movshdup" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_E | OPTYPE_d | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtsi2ss" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_G | OPTYPE_d | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvttss2si" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_G | OPTYPE_d | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtss2si" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "sqrtss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "rsqrtss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "rcpss" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "addss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "mulss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_sd | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtss2sd" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvttps2dq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "subss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "minss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "divss" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "maxss" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movdqu" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_W | OPTYPE_dq | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "pshufhw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_q | OP_R ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movq" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_W | OPTYPE_dq | OP_R ADDRMETH_V | OPTYPE_dq | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movdqu" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_ss | OP_R ADDRMETH_W | OPTYPE_ss | OP_R ADDRMETH_I | OPTYPE_b | OP_R cpu_PENTIUM4 | isa_GP "cmpss" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_dq | OP_R ADDRMETH_Q | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movq2dq" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_UNKNOWN ADDRMETH_V | OPTYPE_pd | OP_R ADDRMETH_W | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "cvtdq2pd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F00 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 6"
- #______________________________________________________________________________
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "sldt" 0 0 0 0 46
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "str" 0 0 0 0 49
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lldt" 0 0 0 0 29
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "ltr" 0 0 0 0 32
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "verr" 0 0 0 INS_SET_ZERO 0
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "verw" 0 0 0 INS_SET_ZERO 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F01 tbl_extension shift 3 mask 31 minlim 0 maxlim 31 "Group 7"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "sgdt" 0 0 0 0 44
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "sidt" 0 0 0 0 45
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lgdt" 0 0 0 0 27
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lidt" 0 0 0 0 28
- INSN 0 INS_SMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "smsw" 0 0 0 0 47
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_LMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lmsw" 0 0 0 0 30
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "invlpg" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "sgdt" 0 0 0 0 44
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "sidt" 0 0 0 0 45
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lgdt" 0 0 0 0 27
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lidt" 0 0 0 0 28
- INSN 0 INS_SMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "smsw" 0 0 0 0 47
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_LMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lmsw" 0 0 0 0 30
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "invlpg" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "sgdt" 0 0 0 0 44
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "sidt" 0 0 0 0 45
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lgdt" 0 0 0 0 27
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_s | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lidt" 0 0 0 0 28
- INSN 0 INS_SMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "smsw" 0 0 0 0 47
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_LMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lmsw" 0 0 0 0 30
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_80486 | isa_GP "invlpg" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN idx_0F0111 0 ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "smsw" 0 0 0 0 47
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_LMSW ADDRMETH_E | OPTYPE_w | OP_W ARG_NONE ARG_NONE cpu_80386 | isa_GP "lmsw" 0 0 0 0 30
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- # This table is a weird one. In addition to the Reg field *and* the Mod field
- # of the ModR/M byte being used as an opcode extension, this insn uses the
- # R/M field as well.
- TABLE tbl_0F0111 tbl_ext_ext shift 0 mask 1 minlim 0 maxlim 1 "Monitor/MWait opcode"
- #______________________________________________________________________________
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "monitor" 0 0 0 0 54
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "mwait" 0 0 0 0 55
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- # TODO
- TABLE tbl_0F12 tbl_extension shift 6 mask 3 minlim 0 maxlim 3 "Movlps Opcode"
- # A semi-weird table. This insn mnemonic changes when the Mod field of the
- # ModR/M byte denotes a register.
- #______________________________________________________________________________
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_q | OP_W ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movlps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_q | OP_W ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movlps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_q | OP_W ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movlps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_ps | OP_R | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movhlps" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- # TODO
- TABLE tbl_0F16 tbl_extension shift 6 mask 3 minlim 0 maxlim 3 "Movhps Opcode"
- # Insn mnemonic changes when the Mod field denotes a register.
- #______________________________________________________________________________
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_q | OP_W ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movhps" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_q | OP_W ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movhps" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_V | OPTYPE_q | OP_W ADDRMETH_M | OPTYPE_q | OP_R ARG_NONE cpu_PENTIUM2 | isa_GP "movhps" 0 0 0 0 0
- INSN 0 INS_MOV ADDRMETH_V | OPTYPE_ps | OP_R | OP_W ADDRMETH_W | OPTYPE_ps | OP_R ARG_NONE cpu_PENTIUM4 | isa_GP "movlhps" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F18 tbl_extension shift 3 mask 31 minlim 0 maxlim 19 "Group 16"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_SYSTEM OP_W | OPTYPE_b | ADDRMETH_M ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetchnta" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht0" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht1" 1 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht2" 2 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_SYSTEM OP_W | OPTYPE_b | ADDRMETH_M ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetchnta" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht0" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht1" 1 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht2" 2 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_SYSTEM OP_W | OPTYPE_b | ADDRMETH_M ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetchnta" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht0" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht1" 1 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_RT | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 | isa_GP "prefetcht2" 2 0 0 0 0
- # table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F71 tbl_extension shift 3 mask 31 minlim 0 maxlim 31 "Group 12"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrlw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psraw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psllw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_660F71 tbl_extension shift 3 mask 31 minlim 0 maxlim 31 "Group 12 SSE"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrlw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psraw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psllw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F72 tbl_extension shift 3 mask 31 minlim 0 maxlim 31 "Group 13"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrld" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrad" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pslld" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #______________________________________________________________________________
- TABLE tbl_660F72 tbl_extension shift 3 mask 31 minlim 0 maxlim 31 "Group 13 SSE"
- # Mod 00
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrld" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrad" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pslld" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F73 tbl_extension shift 0 mask 0 minlim 0 maxlim 0 "Group 14"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrlq" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_P | OPTYPE_q | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psllq" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- # TODO: last 2 opcodes
- #______________________________________________________________________________
- TABLE tbl_660F73 tbl_extension shift 3 mask 31 minlim 0 maxlim 31 "Group 14 SSE"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrlq" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psrldq" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "psllq" 0 0 0 0 0
- INSN 0 INS_OTHER ADDRMETH_W | OPTYPE_dq | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_PENTIUM | isa_MMX "pslldq" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #TODO: fill in opcodes
- TABLE tbl_0FAE tbl_extension shift 3 mask 31 minlim 0 maxlim 31 "Group 15"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_FPU ADDRMETH_E | OPTYPE_fx | OP_W ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "fxsave" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_E | OPTYPE_fx | OP_R ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "fxrstor" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_d | OP_R ARG_NONE ARG_NONE cpu_PENTIUM2 "ldmxcsr" 0 0 0 0 25
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 "stmxcsr" 0 0 0 0 48
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "clflush" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_FPU ADDRMETH_E | OPTYPE_fx | OP_W ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "fxsave" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_E | OPTYPE_fx | OP_R ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "fxrstor" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_d | OP_R ARG_NONE ARG_NONE cpu_PENTIUM2 "ldmxcsr" 0 0 0 0 25
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 "stmxcsr" 0 0 0 0 48
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "clflush" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_FPU ADDRMETH_E | OPTYPE_fx | OP_W ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "fxsave" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_E | OPTYPE_fx | OP_R ARG_NONE ARG_NONE cpu_PENTIUM | isa_MMX "fxrstor" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_d | OP_R ARG_NONE ARG_NONE cpu_PENTIUM2 "ldmxcsr" 0 0 0 0 25
- INSN 0 INS_SYSTEM ADDRMETH_E | OPTYPE_d | OP_W ARG_NONE ARG_NONE cpu_PENTIUM2 "stmxcsr" 0 0 0 0 48
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ADDRMETH_M | OPTYPE_b | OP_R ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "clflush" 0 0 0 0 0
- # Mod 11
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE 0 "lfence" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE 0 "mfence" 0 0 0 0 0
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE 0 "sfence" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0FBA tbl_extension shift 3 mask 7 minlim 4 maxlim 7 "Group 8"
- #______________________________________________________________________________
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "bt" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "bts" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "btr" 0 0 0 INS_SET_CARRY 0
- INSN 0 INS_BITTEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "btc" 0 0 0 INS_SET_CARRY 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0FC7 tbl_extension shift 3 mask 31 minlim 0 maxlim 17 "Group 9"
- #______________________________________________________________________________
- # Mod 00
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_XCHGCC ADDRMETH_M | OPTYPE_q | OP_W ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "cmpxch8b" 0 0 0 0 9
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 01
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_XCHGCC ADDRMETH_M | OPTYPE_q | OP_W ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "cmpxch8b" 0 0 0 0 9
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- # Mod 10
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE 0 "" 0 0 0 0 0
- INSN 0 INS_XCHGCC ADDRMETH_M | OPTYPE_q | OP_W ARG_NONE ARG_NONE cpu_PENTIUM | isa_GP "cmpxch8b" 0 0 0 0 9
- # Table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0FB9 tbl_extension shift 3 mask 7 minlim 0 maxlim 0 "Group 10"
- #______________________________________________________________________________
- INSN 0 INS_SYSTEM ARG_NONE ARG_NONE ARG_NONE 0 "fxsave" 0 0 0 0 0
- # Table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_C6 tbl_extension shift 3 mask 7 minlim 0 maxlim 0 "Group 11a"
- #______________________________________________________________________________
- INSN 0 INS_MOV ADDRMETH_E | OPTYPE_b | OP_W ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- # Table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_C7 tbl_extension shift 3 mask 7 minlim 0 maxlim 0 "Group 11b"
- INSN 0 INS_MOV ADDRMETH_E | OPTYPE_v | OP_W ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mov" 0 0 0 0 0
- # Table truncated
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_80 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 1a"
- #______________________________________________________________________________
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_AND ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_E | OPTYPE_b | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_81 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 1b"
- #______________________________________________________________________________
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_AND ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_82 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 1c"
- #______________________________________________________________________________
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_AND ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_E | OPTYPE_b | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_83 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 1d"
- #______________________________________________________________________________
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "add" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_OR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "or" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_ADD ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "adc" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sbb" 0 0 0 INS_SET_ALL|INS_TEST_CARRY 0
- INSN 0 INS_AND ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "and" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SUB ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "sub" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_XOR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "xor" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_CMP ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "cmp" 0 0 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_C0 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 2a"
- #______________________________________________________________________________
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rol" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "ror" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcl" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcr" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shl" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shr" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sal" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sar" 0 0 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_C1 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 2b"
- #______________________________________________________________________________
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rol" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "ror" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcl" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcr" 0 0 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shl" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shr" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sal" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_I | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sar" 0 0 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D0 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 2c"
- #______________________________________________________________________________
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rol" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "ror" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcl" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcr" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shl" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shr" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sal" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_II | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sar" 0 1 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D1 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 2d"
- #______________________________________________________________________________
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "rol" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "ror" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "rcl" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "rcr" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "shl" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "shr" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "sal" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_II | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "sar" 0 1 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D2 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 2e"
- #______________________________________________________________________________
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rol" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "ror" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcl" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcr" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shl" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shr" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sal" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_b | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sar" 0 1 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D3 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 2f"
- #______________________________________________________________________________
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rol" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "ror" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW 0
- INSN 0 INS_ROL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcl" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_ROR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "rcr" 0 1 0 INS_SET_CARRY|INS_SET_OFLOW|INS_TEST_CARRY 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shl" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "shr" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHL ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sal" 0 1 0 INS_SET_ALL 0
- INSN 0 INS_SHR ADDRMETH_E | OPTYPE_v | OP_W | OP_R ADDRMETH_RR | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "sar" 0 1 0 INS_SET_ALL 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_F6 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 3a"
- #______________________________________________________________________________
- INSN 0 INS_TEST ADDRMETH_E | OPTYPE_b | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_TEST ADDRMETH_E | OPTYPE_b | OP_R ADDRMETH_I | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_NOT ADDRMETH_E | OPTYPE_b | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "not" 0 0 0 0 0
- INSN 0 INS_NEG ADDRMETH_E | OPTYPE_b | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "neg" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_MUL OPTYPE_b | ADDRMETH_RR | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "mul" 0 0 0 INS_SET_OFLOW|INS_SET_CARRY 22
- INSN 0 INS_MUL OPTYPE_b | ADDRMETH_RR | OP_W | OP_SIGNED | OP_R ADDRMETH_E | OPTYPE_b | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "imul" 0 0 0 INS_SET_OFLOW|INS_SET_CARRY 22
- INSN 0 INS_DIV ADDRMETH_RR | OPTYPE_b | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "div" 0 0 0 0 13
- INSN 0 INS_DIV ADDRMETH_RR | OPTYPE_b | OP_W | OP_R ADDRMETH_E | OPTYPE_b | OP_R ARG_NONE cpu_80386 | isa_GP "idiv" 0 0 0 0 13
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_F7 tbl_extension shift 3 mask 7 minlim 0 maxlim 7 "Group 3b"
- #______________________________________________________________________________
- INSN 0 INS_TEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_TEST ADDRMETH_E | OPTYPE_v | OP_R ADDRMETH_I | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "test" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_NOT ADDRMETH_E | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "not" 0 0 0 0 0
- INSN 0 INS_NEG ADDRMETH_E | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "neg" 0 0 0 INS_SET_ALL 0
- INSN 0 INS_MUL ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "mul" 0 0 0 INS_SET_OFLOW|INS_SET_CARRY 23
- INSN 0 INS_MUL ADDRMETH_RR | OPTYPE_v | OP_SIGNED | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_SIGNED | OP_R ARG_NONE cpu_80386 | isa_GP "imul" 0 0 0 INS_SET_OFLOW|INS_SET_CARRY 23
- INSN 0 INS_DIV ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "div" 0 0 0 0 14
- INSN 0 INS_DIV ADDRMETH_RR | OPTYPE_v | OP_W | OP_R ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE cpu_80386 | isa_GP "idiv" 0 0 0 0 14
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_FE tbl_extension shift 3 mask 7 minlim 0 maxlim 1 "Group 4"
- #______________________________________________________________________________
- INSN 0 INS_INC ADDRMETH_E | OPTYPE_b | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 0 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_E | OPTYPE_b | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 0 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_FF tbl_extension shift 3 mask 7 minlim 0 maxlim 6 "Group 5"
- #______________________________________________________________________________
- INSN 0 INS_INC ADDRMETH_E | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "inc" 0 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_DEC ADDRMETH_E | OPTYPE_v | OP_W | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "dec" 0 0 0 INS_SET_OFLOW|INS_SET_SIGN|INS_SET_ZERO|INS_SET_PARITY 0
- INSN 0 INS_CALL ADDRMETH_E | OPTYPE_v | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "call" 0 0 0 0 3
- INSN 0 INS_CALL ADDRMETH_E | OPTYPE_p | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "callf" 0 0 0 0 0
- INSN 0 INS_BRANCH ADDRMETH_E | OPTYPE_v | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jmp" 0 0 0 0 0
- INSN 0 INS_BRANCH ADDRMETH_E | OPTYPE_p | OP_X ARG_NONE ARG_NONE cpu_80386 | isa_GP "jmpf" 0 0 0 0 0
- INSN 0 INS_PUSH ADDRMETH_E | OPTYPE_v | OP_R ARG_NONE ARG_NONE cpu_80386 | isa_GP "push" 0 0 0 0 33
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D8 tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU D8"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fadd" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fmul" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fcom" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fsub" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D8C0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU D8 C0"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 1 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 2 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 3 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 4 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 5 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 6 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcom" 0 7 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 1 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 2 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 3 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 4 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 5 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 6 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 7 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 7 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D9 tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU D9"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fld" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fs|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fv|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldenv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldcw" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fv|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fnstenv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fnstcw" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_D9C0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU D9 C0"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fld" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fxch" 0 7 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fnop" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fchs" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fabs" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ftst" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fxam" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fld1" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldl2t" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldl2e" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldpi" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldlg2" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldln2" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fldz" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "f2xm1" 0 0 0 0 16
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fyl2x" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fptan" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fpatan" 0 0 0 0 18
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fxtract" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fprem1" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fdecstp" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fincstp" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fprem" 0 0 0 0 19
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fyl2xp1" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fsqrt" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fsincos" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "frndint" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fscale" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fsin" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fcos" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DA tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU DA"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fiadd" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fimul" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ficom" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ficomp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fisub" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fisubr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fidiv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fidivr" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DAC0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU DA C0"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 0 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 1 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 2 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 3 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 4 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 5 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 6 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovb" 0 7 0 INS_TEST_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 0 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 1 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 2 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 3 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 4 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 5 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 6 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmove" 0 7 0 INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 0 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 1 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 2 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 3 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 4 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 5 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 6 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovbe" 0 7 0 INS_TEST_CARRY|INS_TEST_OR|INS_TEST_ZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 0 0 INS_TEST_PARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 1 0 INS_TEST_PARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 2 0 INS_TEST_PARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 3 0 INS_TEST_PARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 4 0 INS_TEST_PARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 5 0 INS_TEST_PARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 6 0 INS_TEST_PARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcmovu" 0 7 0 INS_TEST_PARITY 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fucompp" 0 0 0 0 21
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DB tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU DB"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fild" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "fisttp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fist" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_d|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fistp" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fe|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fld" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fe|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DBC0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU DB C0"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 0 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 1 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 2 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 3 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 4 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 5 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 6 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnb" 0 7 0 INS_TEST_NCARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 0 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 1 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 2 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 3 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 4 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 5 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 6 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovne" 0 7 0 INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 0 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 1 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 2 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 3 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 4 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 5 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 6 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnbe" 0 7 0 INS_TEST_NCARRY|INS_TEST_NZERO 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 0 0 INS_TEST_NPARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 1 0 INS_TEST_NPARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 2 0 INS_TEST_NPARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 3 0 INS_TEST_NPARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 4 0 INS_TEST_NPARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 5 0 INS_TEST_NPARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 6 0 INS_TEST_NPARITY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcmovnu" 0 7 0 INS_TEST_NPARITY 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fnclex" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fninit" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomi" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 1 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 2 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 3 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 4 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 5 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 6 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_PENTPRO | isa_GP "fcomi" 0 7 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
-
- TABLE tbl_DC tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU DC"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fadd" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fmul" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fcom" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 17
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fcomp" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fsub" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DCC0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU DC C0"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fadd" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmul" 7 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubr" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsub" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivr" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdiv" 7 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DD tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU DD"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fld" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_q|OP_W ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "fisttp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fd|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_ft|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "frstor" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_ft|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fnsave" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fnstsw" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DDC0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU DD C0"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ffree" 7 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fst" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fstp" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucom" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomp" 7 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DE tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU DE"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fiadd" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fimul" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ficom" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "ficomp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fisub" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fisubr" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fidiv" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fidivr" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DEC0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU DE C0"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 0 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 1 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 2 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 3 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 4 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 5 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 6 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "faddp" 7 0 0 0 20
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fmulp" 7 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fcompp" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubrp" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fsubp" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivrp" 7 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 1 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 2 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 3 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 4 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 5 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 6 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fdivp" 7 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DF tbl_fpu shift 3 mask 7 minlim 0 maxlim 191 "FPU DF"
- #______________________________________________________________________________
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fild" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_PENTIUM4 | isa_GP "fisttp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fist" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_w|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fistp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fb|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fbld" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_q|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fild" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_fb|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fbstp" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_M|OPTYPE_q|OP_W ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fistp" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_DFC0 tbl_fpu_ext shift 0 mask 255 minlim 192 maxlim 255 "FPU DF C0"
- #______________________________________________________________________________
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RR | OPTYPE_w | OP_R ARG_NONE ARG_NONE cpu_80387 | isa_FPU "fnstsw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 0 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 1 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 2 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 3 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 4 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 5 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 6 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fucomip" 0 7 0 0 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 0 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 1 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 2 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 3 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 4 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 5 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 6 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_FPU ADDRMETH_RF | OPTYPE_fp | OP_W ADDRMETH_RF | OPTYPE_fp | OP_R ARG_NONE cpu_80387 | isa_FPU "fcomip" 0 7 0 INS_SET_ZERO|INS_SET_PARITY|INS_SET_CARRY 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_80387 | isa_FPU "" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- #+++++++++++++++++++---------------------------------++++++++++++++++++++
- #++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
- TABLE tbl_0F0F tbl_suffix shift 0 mask 255 minlim 0 maxlim 191 "3D Now! 0F Suffix"
- #______________________________________________________________________________
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 00 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_CONV ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pi2fd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 10 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_CONV ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pf2id" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 20 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 30 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 40 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 50 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 60 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 70 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0 /* 80 */
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_CMP ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfcmpge" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_MIN ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfmin" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfrcp" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfrsqrt" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfsub" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfadd" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_CMP ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfcmpgt" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_MAX ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfmax" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfrcpit1" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfrsqit1" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_SUB ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfsubr" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_ADD ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfacc" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_CMP ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfcmpeq" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfmul" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_ARITH ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pfrcpit2" 0 0 0 0 0
- INSN 0 INS_MUL ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pmulhrw" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_INVALID ARG_NONE ARG_NONE ARG_NONE cpu_K6 | isa_3DNOW "" 0 0 0 0 0
- INSN 0 INS_AVG ADDRMETH_P | OPTYPE_pi | OP_R | OP_W ADDRMETH_Q | OPTYPE_q |OP_R ARG_NONE cpu_K6 | isa_3DNOW "pavgusb" 0 0 0 0 0
- #______________________________________________________________________________
- END TABLE
- #=======================================================================
- # TODO:
- # + Support only three flags types: set, clear, and toggle. Move specific flag
- # into flags set.
- # + Finish typing 'unknown' instructions, esp ps and pd instructions.
- #=======================================================================
- # CPU Ver:
- #mmx: (data xfer) movd, movq, (conversion) packsswb, packssdw, packuswb,
- #punpckhbw, punpckhwd, punpckhdq, punpcklbw, punpcklwd, punpckldq,
- #(arith) paddb, paddw, paddd, paddsb, paddsw, paddusb, paddusw,
- #psubb, psubw, psubd, psubsb, psubsw, psubusb, psubusw, pmulhw, pmullw, pmaddwd,
- #(cmp) PCMPEQB PCMPEQW PCMPEQD PCMPGTB PCMPGTW PCMPGTD,
- #(logic) PAND PANDN POR PXOR, (shift/rot) PSLLW PSLLD PSLLQ PSRLW PSRLD
- #PSRLQ PSRAW PSRAD, (sys) emms
- #sse: (data xfer) MOVAPS MOVUPS MOVHPS, MOVHLPS MOVLPS MOVLHPS MOVMSKPS MOVSS,
- #(arith) ADDPS ADDSS SUBPS SUBSS MULPS MULSS DIVPS DIVSS RCPPS RCPSS SQRTPS
- #SQRTSS RSQRTPS RSQRTSS MAXPS MAXSS MINPS MINSS, (cmp) CMPPS CMPSS COMISS
- #UCOMISS, (logic) ANDPS ANDNPS ORPS XORPS, (misc) SHUFPS UNPCKHPS UNPCKLPS,
- #(convert) CVTPI2PS CVTSI2SS CVTPS2PI CVTTPS2PI CVTSS2SI CVTTSS2SI,
- #(sys) LDMXCSR STMXCSR, (misc) PAVGB PAVGW PEXTRW PINSRW PMAXUB PMAXSW PMINUB
- #PMINSW, PMOVMSKB PMULHUW PSADBW PSHUFW, (sys) MASKMOVQ MOVNTQ MOVNTPS
- # PREFETCHh SFENCE
- #sse2: (data xfer) MOVAPD MOVUPD MOVHPD MOVLPD MOVMSKPD MOVSD (arith)
- #ADDPD ADDSD SUBPD SUBSD MULPD MULSD, DIVPD DIVSD SQRTPD SQRTSD MAXPD ,
- #MAXSD MINPD MINSD (logic) ANDPD ANDNPD ORPD XORPD, (cmp) CMPPD CMPSD COMISD
- #UCOMISD, (misc) SHUFPD UNPCKHPD UNPCKLPD, (c0nvert) CVTPD2PI CVTTPD2PI
- #CVTPI2PD CVTPD2DQ CVTTPD2DQ CVTDQ2PD CVTPS2PD CVTPD2PS CVTSS2SD CVTSD2SS
- #CVTSD2SI CVTTSD2SI CVTSI2SD (fp) CVTDQ2PS CVTPS2DQ CVTTPS2DQ, (...)
- #MOVDQA MOVDQU MOVQ2DQ MOVDQ2Q PMULUDQ PADDQ PSUBQ PSHUFLW PSHUFHW PSHUFD
- #PSLLDQ PSRLDQ PUNPCKHQDQ PUNPCKLQDQ, (sys) CLFLUSH LFENCE MFENCE PAUSE
- #MASKMOVDQU MOVNTPD MOVNTDQ MOVNTI
- #sse3: (convert) FISTTP, (data xfer) LDDQU, (arith) ADDSUBPS ADDSUBPD,
- #HADDPS HSUBPS HADDPD HSUBPD, (data xfer) MOVSHDUP MOVSLDUP MOVDDUP,
- #(sys) MONITOR MWAIT
- #sys/ring0: LGDT SGDT LLDT SLDT LTR STR LIDT SIDT MOV LMSW
- #SMSW CLTS ARPL LAR LSL VERR VERW MOV INVD WBINVD INVLPG LOCK HLT RSM RDMSR
- #WRMSR RDPMC RDTSC SYSENTER SYSEXIT
- #386: lss, lfs, lgs, long disp jcc, single-bit insn, bit scan insns,
- #double shift, byte set on cond, mov w/ sign ext, generalized multiply,
- #mov to/from control reg, move to/from test reg, mov to/from debug reg,
- #rsm
- # exceptions : bitmask them, return exception name?
- #TABLE tbl_DA tbl_fpu shift 3 mask 15 minlim 0 maxlim 15 "FPU DA"
- #TABLE tbl_DAC0 tbl_fpu_ext shift 0 mask 31 minlim 0 maxlim 31 "FPU DA C0"
|