ioep-fpga.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2014
  4. * Dirk Eibach, Guntermann & Drunck GmbH, dirk.eibach@gdsys.cc
  5. */
  6. #ifdef CONFIG_GDSYS_LEGACY_DRIVERS
  7. #include <common.h>
  8. #include <gdsys_fpga.h>
  9. enum {
  10. UNITTYPE_MAIN_SERVER = 0,
  11. UNITTYPE_MAIN_USER = 1,
  12. UNITTYPE_VIDEO_SERVER = 2,
  13. UNITTYPE_VIDEO_USER = 3,
  14. };
  15. enum {
  16. UNITTYPEPCB_DVI = 0,
  17. UNITTYPEPCB_DP_165 = 1,
  18. UNITTYPEPCB_DP_300 = 2,
  19. UNITTYPEPCB_HDMI = 3,
  20. };
  21. enum {
  22. COMPRESSION_NONE = 0,
  23. COMPRESSION_TYPE_1 = 1,
  24. COMPRESSION_TYPE_1_2 = 3,
  25. COMPRESSION_TYPE_1_2_3 = 7,
  26. };
  27. enum {
  28. AUDIO_NONE = 0,
  29. AUDIO_TX = 1,
  30. AUDIO_RX = 2,
  31. AUDIO_RXTX = 3,
  32. };
  33. enum {
  34. SYSCLK_147456 = 0,
  35. };
  36. enum {
  37. RAM_DDR2_32 = 0,
  38. RAM_DDR3_32 = 1,
  39. RAM_DDR3_48 = 2,
  40. };
  41. enum {
  42. CARRIER_SPEED_1G = 0,
  43. CARRIER_SPEED_2_5G = 1,
  44. };
  45. bool ioep_fpga_has_osd(unsigned int fpga)
  46. {
  47. u16 fpga_features;
  48. unsigned feature_osd;
  49. FPGA_GET_REG(0, fpga_features, &fpga_features);
  50. feature_osd = fpga_features & (1<<11);
  51. return feature_osd;
  52. }
  53. void ioep_fpga_print_info(unsigned int fpga)
  54. {
  55. u16 versions;
  56. u16 fpga_version;
  57. u16 fpga_features;
  58. unsigned unit_type;
  59. unsigned unit_type_pcb_video;
  60. unsigned feature_compression;
  61. unsigned feature_osd;
  62. unsigned feature_audio;
  63. unsigned feature_sysclock;
  64. unsigned feature_ramconfig;
  65. unsigned feature_carrier_speed;
  66. unsigned feature_carriers;
  67. unsigned feature_video_channels;
  68. FPGA_GET_REG(fpga, versions, &versions);
  69. FPGA_GET_REG(fpga, fpga_version, &fpga_version);
  70. FPGA_GET_REG(fpga, fpga_features, &fpga_features);
  71. unit_type = (versions & 0xf000) >> 12;
  72. unit_type_pcb_video = (versions & 0x01c0) >> 6;
  73. feature_compression = (fpga_features & 0xe000) >> 13;
  74. feature_osd = fpga_features & (1<<11);
  75. feature_audio = (fpga_features & 0x0600) >> 9;
  76. feature_sysclock = (fpga_features & 0x0180) >> 7;
  77. feature_ramconfig = (fpga_features & 0x0060) >> 5;
  78. feature_carrier_speed = fpga_features & (1<<4);
  79. feature_carriers = (fpga_features & 0x000c) >> 2;
  80. feature_video_channels = fpga_features & 0x0003;
  81. switch (unit_type) {
  82. case UNITTYPE_MAIN_SERVER:
  83. case UNITTYPE_MAIN_USER:
  84. printf("Mainchannel");
  85. break;
  86. case UNITTYPE_VIDEO_SERVER:
  87. case UNITTYPE_VIDEO_USER:
  88. printf("Videochannel");
  89. break;
  90. default:
  91. printf("UnitType %d(not supported)", unit_type);
  92. break;
  93. }
  94. switch (unit_type) {
  95. case UNITTYPE_MAIN_SERVER:
  96. case UNITTYPE_VIDEO_SERVER:
  97. printf(" Server");
  98. if (versions & (1<<4))
  99. printf(" UC");
  100. break;
  101. case UNITTYPE_MAIN_USER:
  102. case UNITTYPE_VIDEO_USER:
  103. printf(" User");
  104. break;
  105. default:
  106. break;
  107. }
  108. if (versions & (1<<5))
  109. printf(" Fiber");
  110. else
  111. printf(" CAT");
  112. switch (unit_type_pcb_video) {
  113. case UNITTYPEPCB_DVI:
  114. printf(" DVI,");
  115. break;
  116. case UNITTYPEPCB_DP_165:
  117. printf(" DP 165MPix/s,");
  118. break;
  119. case UNITTYPEPCB_DP_300:
  120. printf(" DP 300MPix/s,");
  121. break;
  122. case UNITTYPEPCB_HDMI:
  123. printf(" HDMI,");
  124. break;
  125. }
  126. printf(" FPGA V %d.%02d\n features:",
  127. fpga_version / 100, fpga_version % 100);
  128. switch (feature_compression) {
  129. case COMPRESSION_NONE:
  130. printf(" no compression");
  131. break;
  132. case COMPRESSION_TYPE_1:
  133. printf(" compression type1(delta)");
  134. break;
  135. case COMPRESSION_TYPE_1_2:
  136. printf(" compression type1(delta), type2(inline)");
  137. break;
  138. case COMPRESSION_TYPE_1_2_3:
  139. printf(" compression type1(delta), type2(inline), type3(intempo)");
  140. break;
  141. default:
  142. printf(" compression %d(not supported)", feature_compression);
  143. break;
  144. }
  145. printf(", %sosd", feature_osd ? "" : "no ");
  146. switch (feature_audio) {
  147. case AUDIO_NONE:
  148. printf(", no audio");
  149. break;
  150. case AUDIO_TX:
  151. printf(", audio tx");
  152. break;
  153. case AUDIO_RX:
  154. printf(", audio rx");
  155. break;
  156. case AUDIO_RXTX:
  157. printf(", audio rx+tx");
  158. break;
  159. default:
  160. printf(", audio %d(not supported)", feature_audio);
  161. break;
  162. }
  163. puts(",\n ");
  164. switch (feature_sysclock) {
  165. case SYSCLK_147456:
  166. printf("clock 147.456 MHz");
  167. break;
  168. default:
  169. printf("clock %d(not supported)", feature_sysclock);
  170. break;
  171. }
  172. switch (feature_ramconfig) {
  173. case RAM_DDR2_32:
  174. printf(", RAM 32 bit DDR2");
  175. break;
  176. case RAM_DDR3_32:
  177. printf(", RAM 32 bit DDR3");
  178. break;
  179. case RAM_DDR3_48:
  180. printf(", RAM 48 bit DDR3");
  181. break;
  182. default:
  183. printf(", RAM %d(not supported)", feature_ramconfig);
  184. break;
  185. }
  186. printf(", %d carrier(s) %s", feature_carriers,
  187. feature_carrier_speed ? "2.5Gbit/s" : "1Gbit/s");
  188. printf(", %d video channel(s)\n", feature_video_channels);
  189. }
  190. #endif /* CONFIG_GDSYS_LEGACY_DRIVERS */