ch7301.c 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2014
  4. * Dirk Eibach, Guntermann & Drunck GmbH, dirk.eibach@gdsys.cc
  5. */
  6. /* Chrontel CH7301C DVI Transmitter */
  7. #ifdef CONFIG_GDSYS_LEGACY_DRIVERS
  8. #include <common.h>
  9. #include <asm/io.h>
  10. #include <errno.h>
  11. #include <i2c.h>
  12. #define CH7301_I2C_ADDR 0x75
  13. enum {
  14. CH7301_CM = 0x1c, /* Clock Mode Register */
  15. CH7301_IC = 0x1d, /* Input Clock Register */
  16. CH7301_GPIO = 0x1e, /* GPIO Control Register */
  17. CH7301_IDF = 0x1f, /* Input Data Format Register */
  18. CH7301_CD = 0x20, /* Connection Detect Register */
  19. CH7301_DC = 0x21, /* DAC Control Register */
  20. CH7301_HPD = 0x23, /* Hot Plug Detection Register */
  21. CH7301_TCTL = 0x31, /* DVI Control Input Register */
  22. CH7301_TPCP = 0x33, /* DVI PLL Charge Pump Ctrl Register */
  23. CH7301_TPD = 0x34, /* DVI PLL Divide Register */
  24. CH7301_TPVT = 0x35, /* DVI PLL Supply Control Register */
  25. CH7301_TPF = 0x36, /* DVI PLL Filter Register */
  26. CH7301_TCT = 0x37, /* DVI Clock Test Register */
  27. CH7301_TSTP = 0x48, /* Test Pattern Register */
  28. CH7301_PM = 0x49, /* Power Management register */
  29. CH7301_VID = 0x4a, /* Version ID Register */
  30. CH7301_DID = 0x4b, /* Device ID Register */
  31. CH7301_DSP = 0x56, /* DVI Sync polarity Register */
  32. };
  33. int ch7301_i2c[] = CONFIG_SYS_CH7301_I2C;
  34. int ch7301_probe(unsigned screen, bool power)
  35. {
  36. u8 value;
  37. i2c_set_bus_num(ch7301_i2c[screen]);
  38. if (i2c_probe(CH7301_I2C_ADDR))
  39. return -1;
  40. value = i2c_reg_read(CH7301_I2C_ADDR, CH7301_DID);
  41. if (value != 0x17)
  42. return -1;
  43. if (power) {
  44. i2c_reg_write(CH7301_I2C_ADDR, CH7301_TPCP, 0x08);
  45. i2c_reg_write(CH7301_I2C_ADDR, CH7301_TPD, 0x16);
  46. i2c_reg_write(CH7301_I2C_ADDR, CH7301_TPF, 0x60);
  47. i2c_reg_write(CH7301_I2C_ADDR, CH7301_DC, 0x09);
  48. i2c_reg_write(CH7301_I2C_ADDR, CH7301_PM, 0xc0);
  49. } else {
  50. i2c_reg_write(CH7301_I2C_ADDR, CH7301_DC, 0x00);
  51. i2c_reg_write(CH7301_I2C_ADDR, CH7301_PM, 0x01);
  52. }
  53. return 0;
  54. }
  55. #endif /* CONFIG_GDSYS_LEGACY_DRIVERS */