syscon_rk3288.c 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2015 Google, Inc
  4. * Written by Simon Glass <sjg@chromium.org>
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <log.h>
  9. #include <syscon.h>
  10. #include <asm/arch-rockchip/clock.h>
  11. static const struct udevice_id rk3288_syscon_ids[] = {
  12. { .compatible = "rockchip,rk3288-noc", .data = ROCKCHIP_SYSCON_NOC },
  13. { .compatible = "rockchip,rk3288-grf", .data = ROCKCHIP_SYSCON_GRF },
  14. { .compatible = "rockchip,rk3288-sgrf", .data = ROCKCHIP_SYSCON_SGRF },
  15. { .compatible = "rockchip,rk3288-pmu", .data = ROCKCHIP_SYSCON_PMU },
  16. { }
  17. };
  18. U_BOOT_DRIVER(syscon_rk3288) = {
  19. .name = "rk3288_syscon",
  20. .id = UCLASS_SYSCON,
  21. .of_match = rk3288_syscon_ids,
  22. };
  23. #if CONFIG_IS_ENABLED(OF_PLATDATA)
  24. static int rk3288_syscon_bind_of_platdata(struct udevice *dev)
  25. {
  26. dev->driver_data = dev->driver->of_match->data;
  27. debug("syscon: %s %d\n", dev->name, (uint)dev->driver_data);
  28. return 0;
  29. }
  30. U_BOOT_DRIVER(rockchip_rk3288_noc) = {
  31. .name = "rockchip_rk3288_noc",
  32. .id = UCLASS_SYSCON,
  33. .of_match = rk3288_syscon_ids,
  34. .bind = rk3288_syscon_bind_of_platdata,
  35. };
  36. U_BOOT_DRIVER(rockchip_rk3288_grf) = {
  37. .name = "rockchip_rk3288_grf",
  38. .id = UCLASS_SYSCON,
  39. .of_match = rk3288_syscon_ids + 1,
  40. .bind = rk3288_syscon_bind_of_platdata,
  41. };
  42. U_BOOT_DRIVER(rockchip_rk3288_sgrf) = {
  43. .name = "rockchip_rk3288_sgrf",
  44. .id = UCLASS_SYSCON,
  45. .of_match = rk3288_syscon_ids + 2,
  46. .bind = rk3288_syscon_bind_of_platdata,
  47. };
  48. U_BOOT_DRIVER(rockchip_rk3288_pmu) = {
  49. .name = "rockchip_rk3288_pmu",
  50. .id = UCLASS_SYSCON,
  51. .of_match = rk3288_syscon_ids + 3,
  52. .bind = rk3288_syscon_bind_of_platdata,
  53. };
  54. #endif