cpu.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2007
  4. * Sascha Hauer, Pengutronix
  5. *
  6. * (C) Copyright 2009 Freescale Semiconductor, Inc.
  7. */
  8. #include <bootm.h>
  9. #include <common.h>
  10. #include <init.h>
  11. #include <log.h>
  12. #include <net.h>
  13. #include <netdev.h>
  14. #include <linux/errno.h>
  15. #include <asm/io.h>
  16. #include <asm/arch/imx-regs.h>
  17. #include <asm/arch/clock.h>
  18. #include <asm/arch/sys_proto.h>
  19. #include <asm/arch/crm_regs.h>
  20. #include <asm/mach-imx/boot_mode.h>
  21. #include <imx_thermal.h>
  22. #include <ipu_pixfmt.h>
  23. #include <thermal.h>
  24. #include <sata.h>
  25. #ifdef CONFIG_FSL_ESDHC_IMX
  26. #include <fsl_esdhc_imx.h>
  27. #endif
  28. static u32 reset_cause = -1;
  29. u32 get_imx_reset_cause(void)
  30. {
  31. struct src *src_regs = (struct src *)SRC_BASE_ADDR;
  32. if (reset_cause == -1) {
  33. reset_cause = readl(&src_regs->srsr);
  34. /* preserve the value for U-Boot proper */
  35. #if !defined(CONFIG_SPL_BUILD)
  36. writel(reset_cause, &src_regs->srsr);
  37. #endif
  38. }
  39. return reset_cause;
  40. }
  41. #if defined(CONFIG_DISPLAY_CPUINFO) && !defined(CONFIG_SPL_BUILD)
  42. static char *get_reset_cause(void)
  43. {
  44. switch (get_imx_reset_cause()) {
  45. case 0x00001:
  46. case 0x00011:
  47. return "POR";
  48. case 0x00004:
  49. return "CSU";
  50. case 0x00008:
  51. return "IPP USER";
  52. case 0x00010:
  53. #ifdef CONFIG_MX7
  54. return "WDOG1";
  55. #else
  56. return "WDOG";
  57. #endif
  58. case 0x00020:
  59. return "JTAG HIGH-Z";
  60. case 0x00040:
  61. return "JTAG SW";
  62. case 0x00080:
  63. return "WDOG3";
  64. #ifdef CONFIG_MX7
  65. case 0x00100:
  66. return "WDOG4";
  67. case 0x00200:
  68. return "TEMPSENSE";
  69. #elif defined(CONFIG_IMX8M)
  70. case 0x00100:
  71. return "WDOG2";
  72. case 0x00200:
  73. return "TEMPSENSE";
  74. #else
  75. case 0x00100:
  76. return "TEMPSENSE";
  77. case 0x10000:
  78. return "WARM BOOT";
  79. #endif
  80. default:
  81. return "unknown reset";
  82. }
  83. }
  84. #endif
  85. #if defined(CONFIG_DISPLAY_CPUINFO) && !defined(CONFIG_SPL_BUILD)
  86. const char *get_imx_type(u32 imxtype)
  87. {
  88. switch (imxtype) {
  89. case MXC_CPU_IMX8MP:
  90. return "8MP"; /* Quad-core version of the imx8mp */
  91. case MXC_CPU_IMX8MN:
  92. return "8MNano Quad"; /* Quad-core version */
  93. case MXC_CPU_IMX8MND:
  94. return "8MNano Dual"; /* Dual-core version */
  95. case MXC_CPU_IMX8MNS:
  96. return "8MNano Solo"; /* Single-core version */
  97. case MXC_CPU_IMX8MNL:
  98. return "8MNano QuadLite"; /* Quad-core Lite version */
  99. case MXC_CPU_IMX8MNDL:
  100. return "8MNano DualLite"; /* Dual-core Lite version */
  101. case MXC_CPU_IMX8MNSL:
  102. return "8MNano SoloLite"; /* Single-core Lite version */
  103. case MXC_CPU_IMX8MM:
  104. return "8MMQ"; /* Quad-core version of the imx8mm */
  105. case MXC_CPU_IMX8MML:
  106. return "8MMQL"; /* Quad-core Lite version of the imx8mm */
  107. case MXC_CPU_IMX8MMD:
  108. return "8MMD"; /* Dual-core version of the imx8mm */
  109. case MXC_CPU_IMX8MMDL:
  110. return "8MMDL"; /* Dual-core Lite version of the imx8mm */
  111. case MXC_CPU_IMX8MMS:
  112. return "8MMS"; /* Single-core version of the imx8mm */
  113. case MXC_CPU_IMX8MMSL:
  114. return "8MMSL"; /* Single-core Lite version of the imx8mm */
  115. case MXC_CPU_IMX8MQ:
  116. return "8MQ"; /* Quad-core version of the imx8mq */
  117. case MXC_CPU_IMX8MQL:
  118. return "8MQLite"; /* Quad-core Lite version of the imx8mq */
  119. case MXC_CPU_IMX8MD:
  120. return "8MD"; /* Dual-core version of the imx8mq */
  121. case MXC_CPU_MX7S:
  122. return "7S"; /* Single-core version of the mx7 */
  123. case MXC_CPU_MX7D:
  124. return "7D"; /* Dual-core version of the mx7 */
  125. case MXC_CPU_MX6QP:
  126. return "6QP"; /* Quad-Plus version of the mx6 */
  127. case MXC_CPU_MX6DP:
  128. return "6DP"; /* Dual-Plus version of the mx6 */
  129. case MXC_CPU_MX6Q:
  130. return "6Q"; /* Quad-core version of the mx6 */
  131. case MXC_CPU_MX6D:
  132. return "6D"; /* Dual-core version of the mx6 */
  133. case MXC_CPU_MX6DL:
  134. return "6DL"; /* Dual Lite version of the mx6 */
  135. case MXC_CPU_MX6SOLO:
  136. return "6SOLO"; /* Solo version of the mx6 */
  137. case MXC_CPU_MX6SL:
  138. return "6SL"; /* Solo-Lite version of the mx6 */
  139. case MXC_CPU_MX6SLL:
  140. return "6SLL"; /* SLL version of the mx6 */
  141. case MXC_CPU_MX6SX:
  142. return "6SX"; /* SoloX version of the mx6 */
  143. case MXC_CPU_MX6UL:
  144. return "6UL"; /* Ultra-Lite version of the mx6 */
  145. case MXC_CPU_MX6ULL:
  146. return "6ULL"; /* ULL version of the mx6 */
  147. case MXC_CPU_MX6ULZ:
  148. return "6ULZ"; /* ULZ version of the mx6 */
  149. case MXC_CPU_MX51:
  150. return "51";
  151. case MXC_CPU_MX53:
  152. return "53";
  153. default:
  154. return "??";
  155. }
  156. }
  157. int print_cpuinfo(void)
  158. {
  159. u32 cpurev;
  160. __maybe_unused u32 max_freq;
  161. cpurev = get_cpu_rev();
  162. #if defined(CONFIG_IMX_THERMAL) || defined(CONFIG_IMX_TMU)
  163. struct udevice *thermal_dev;
  164. int cpu_tmp, minc, maxc, ret;
  165. printf("CPU: Freescale i.MX%s rev%d.%d",
  166. get_imx_type((cpurev & 0x1FF000) >> 12),
  167. (cpurev & 0x000F0) >> 4,
  168. (cpurev & 0x0000F) >> 0);
  169. max_freq = get_cpu_speed_grade_hz();
  170. if (!max_freq || max_freq == mxc_get_clock(MXC_ARM_CLK)) {
  171. printf(" at %dMHz\n", mxc_get_clock(MXC_ARM_CLK) / 1000000);
  172. } else {
  173. printf(" %d MHz (running at %d MHz)\n", max_freq / 1000000,
  174. mxc_get_clock(MXC_ARM_CLK) / 1000000);
  175. }
  176. #else
  177. printf("CPU: Freescale i.MX%s rev%d.%d at %d MHz\n",
  178. get_imx_type((cpurev & 0x1FF000) >> 12),
  179. (cpurev & 0x000F0) >> 4,
  180. (cpurev & 0x0000F) >> 0,
  181. mxc_get_clock(MXC_ARM_CLK) / 1000000);
  182. #endif
  183. #if defined(CONFIG_IMX_THERMAL) || defined(CONFIG_IMX_TMU)
  184. puts("CPU: ");
  185. switch (get_cpu_temp_grade(&minc, &maxc)) {
  186. case TEMP_AUTOMOTIVE:
  187. puts("Automotive temperature grade ");
  188. break;
  189. case TEMP_INDUSTRIAL:
  190. puts("Industrial temperature grade ");
  191. break;
  192. case TEMP_EXTCOMMERCIAL:
  193. puts("Extended Commercial temperature grade ");
  194. break;
  195. default:
  196. puts("Commercial temperature grade ");
  197. break;
  198. }
  199. printf("(%dC to %dC)", minc, maxc);
  200. ret = uclass_get_device(UCLASS_THERMAL, 0, &thermal_dev);
  201. if (!ret) {
  202. ret = thermal_get_temp(thermal_dev, &cpu_tmp);
  203. if (!ret)
  204. printf(" at %dC\n", cpu_tmp);
  205. else
  206. debug(" - invalid sensor data\n");
  207. } else {
  208. debug(" - invalid sensor device\n");
  209. }
  210. #endif
  211. printf("Reset cause: %s\n", get_reset_cause());
  212. return 0;
  213. }
  214. #endif
  215. int cpu_eth_init(bd_t *bis)
  216. {
  217. int rc = -ENODEV;
  218. #if defined(CONFIG_FEC_MXC)
  219. rc = fecmxc_initialize(bis);
  220. #endif
  221. return rc;
  222. }
  223. #ifdef CONFIG_FSL_ESDHC_IMX
  224. /*
  225. * Initializes on-chip MMC controllers.
  226. * to override, implement board_mmc_init()
  227. */
  228. int cpu_mmc_init(bd_t *bis)
  229. {
  230. return fsl_esdhc_mmc_init(bis);
  231. }
  232. #endif
  233. #if !(defined(CONFIG_MX7) || defined(CONFIG_IMX8M))
  234. u32 get_ahb_clk(void)
  235. {
  236. struct mxc_ccm_reg *imx_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
  237. u32 reg, ahb_podf;
  238. reg = __raw_readl(&imx_ccm->cbcdr);
  239. reg &= MXC_CCM_CBCDR_AHB_PODF_MASK;
  240. ahb_podf = reg >> MXC_CCM_CBCDR_AHB_PODF_OFFSET;
  241. return get_periph_clk() / (ahb_podf + 1);
  242. }
  243. #endif
  244. void arch_preboot_os(void)
  245. {
  246. #if defined(CONFIG_PCIE_IMX) && !CONFIG_IS_ENABLED(DM_PCI)
  247. imx_pcie_remove();
  248. #endif
  249. #if defined(CONFIG_SATA)
  250. if (!is_mx6sdl()) {
  251. sata_remove(0);
  252. #if defined(CONFIG_MX6)
  253. disable_sata_clock();
  254. #endif
  255. }
  256. #endif
  257. #if defined(CONFIG_VIDEO_IPUV3)
  258. /* disable video before launching O/S */
  259. ipuv3_fb_shutdown();
  260. #endif
  261. #if defined(CONFIG_VIDEO_MXS) && !defined(CONFIG_DM_VIDEO)
  262. lcdif_power_down();
  263. #endif
  264. }
  265. #ifndef CONFIG_IMX8M
  266. void set_chipselect_size(int const cs_size)
  267. {
  268. unsigned int reg;
  269. struct iomuxc *iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
  270. reg = readl(&iomuxc_regs->gpr[1]);
  271. switch (cs_size) {
  272. case CS0_128:
  273. reg &= ~0x7; /* CS0=128MB, CS1=0, CS2=0, CS3=0 */
  274. reg |= 0x5;
  275. break;
  276. case CS0_64M_CS1_64M:
  277. reg &= ~0x3F; /* CS0=64MB, CS1=64MB, CS2=0, CS3=0 */
  278. reg |= 0x1B;
  279. break;
  280. case CS0_64M_CS1_32M_CS2_32M:
  281. reg &= ~0x1FF; /* CS0=64MB, CS1=32MB, CS2=32MB, CS3=0 */
  282. reg |= 0x4B;
  283. break;
  284. case CS0_32M_CS1_32M_CS2_32M_CS3_32M:
  285. reg &= ~0xFFF; /* CS0=32MB, CS1=32MB, CS2=32MB, CS3=32MB */
  286. reg |= 0x249;
  287. break;
  288. default:
  289. printf("Unknown chip select size: %d\n", cs_size);
  290. break;
  291. }
  292. writel(reg, &iomuxc_regs->gpr[1]);
  293. }
  294. #endif
  295. #if defined(CONFIG_MX7) || defined(CONFIG_IMX8M)
  296. /*
  297. * OCOTP_TESTER3[9:8] (see Fusemap Description Table offset 0x440)
  298. * defines a 2-bit SPEED_GRADING
  299. */
  300. #define OCOTP_TESTER3_SPEED_SHIFT 8
  301. enum cpu_speed {
  302. OCOTP_TESTER3_SPEED_GRADE0,
  303. OCOTP_TESTER3_SPEED_GRADE1,
  304. OCOTP_TESTER3_SPEED_GRADE2,
  305. OCOTP_TESTER3_SPEED_GRADE3,
  306. OCOTP_TESTER3_SPEED_GRADE4,
  307. };
  308. u32 get_cpu_speed_grade_hz(void)
  309. {
  310. struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
  311. struct fuse_bank *bank = &ocotp->bank[1];
  312. struct fuse_bank1_regs *fuse =
  313. (struct fuse_bank1_regs *)bank->fuse_regs;
  314. uint32_t val;
  315. val = readl(&fuse->tester3);
  316. val >>= OCOTP_TESTER3_SPEED_SHIFT;
  317. if (is_imx8mn() || is_imx8mp()) {
  318. val &= 0xf;
  319. return 2300000000 - val * 100000000;
  320. }
  321. if (is_imx8mm())
  322. val &= 0x7;
  323. else
  324. val &= 0x3;
  325. switch(val) {
  326. case OCOTP_TESTER3_SPEED_GRADE0:
  327. return 800000000;
  328. case OCOTP_TESTER3_SPEED_GRADE1:
  329. return (is_mx7() ? 500000000 : (is_imx8mq() ? 1000000000 : 1200000000));
  330. case OCOTP_TESTER3_SPEED_GRADE2:
  331. return (is_mx7() ? 1000000000 : (is_imx8mq() ? 1300000000 : 1600000000));
  332. case OCOTP_TESTER3_SPEED_GRADE3:
  333. return (is_mx7() ? 1200000000 : (is_imx8mq() ? 1500000000 : 1800000000));
  334. case OCOTP_TESTER3_SPEED_GRADE4:
  335. return 2000000000;
  336. }
  337. return 0;
  338. }
  339. /*
  340. * OCOTP_TESTER3[7:6] (see Fusemap Description Table offset 0x440)
  341. * defines a 2-bit SPEED_GRADING
  342. */
  343. #define OCOTP_TESTER3_TEMP_SHIFT 6
  344. u32 get_cpu_temp_grade(int *minc, int *maxc)
  345. {
  346. struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
  347. struct fuse_bank *bank = &ocotp->bank[1];
  348. struct fuse_bank1_regs *fuse =
  349. (struct fuse_bank1_regs *)bank->fuse_regs;
  350. uint32_t val;
  351. val = readl(&fuse->tester3);
  352. val >>= OCOTP_TESTER3_TEMP_SHIFT;
  353. val &= 0x3;
  354. if (minc && maxc) {
  355. if (val == TEMP_AUTOMOTIVE) {
  356. *minc = -40;
  357. *maxc = 125;
  358. } else if (val == TEMP_INDUSTRIAL) {
  359. *minc = -40;
  360. *maxc = 105;
  361. } else if (val == TEMP_EXTCOMMERCIAL) {
  362. *minc = -20;
  363. *maxc = 105;
  364. } else {
  365. *minc = 0;
  366. *maxc = 95;
  367. }
  368. }
  369. return val;
  370. }
  371. #endif
  372. #if defined(CONFIG_MX7) || defined(CONFIG_IMX8MQ) || defined(CONFIG_IMX8MM)
  373. enum boot_device get_boot_device(void)
  374. {
  375. struct bootrom_sw_info **p =
  376. (struct bootrom_sw_info **)(ulong)ROM_SW_INFO_ADDR;
  377. enum boot_device boot_dev = SD1_BOOT;
  378. u8 boot_type = (*p)->boot_dev_type;
  379. u8 boot_instance = (*p)->boot_dev_instance;
  380. switch (boot_type) {
  381. case BOOT_TYPE_SD:
  382. boot_dev = boot_instance + SD1_BOOT;
  383. break;
  384. case BOOT_TYPE_MMC:
  385. boot_dev = boot_instance + MMC1_BOOT;
  386. break;
  387. case BOOT_TYPE_NAND:
  388. boot_dev = NAND_BOOT;
  389. break;
  390. case BOOT_TYPE_QSPI:
  391. boot_dev = QSPI_BOOT;
  392. break;
  393. case BOOT_TYPE_WEIM:
  394. boot_dev = WEIM_NOR_BOOT;
  395. break;
  396. case BOOT_TYPE_SPINOR:
  397. boot_dev = SPI_NOR_BOOT;
  398. break;
  399. #ifdef CONFIG_IMX8M
  400. case BOOT_TYPE_USB:
  401. boot_dev = USB_BOOT;
  402. break;
  403. #endif
  404. default:
  405. break;
  406. }
  407. return boot_dev;
  408. }
  409. #endif
  410. #ifdef CONFIG_NXP_BOARD_REVISION
  411. int nxp_board_rev(void)
  412. {
  413. /*
  414. * Get Board ID information from OCOTP_GP1[15:8]
  415. * RevA: 0x1
  416. * RevB: 0x2
  417. * RevC: 0x3
  418. */
  419. struct ocotp_regs *ocotp = (struct ocotp_regs *)OCOTP_BASE_ADDR;
  420. struct fuse_bank *bank = &ocotp->bank[4];
  421. struct fuse_bank4_regs *fuse =
  422. (struct fuse_bank4_regs *)bank->fuse_regs;
  423. return (readl(&fuse->gp1) >> 8 & 0x0F);
  424. }
  425. char nxp_board_rev_string(void)
  426. {
  427. const char *rev = "A";
  428. return (*rev + nxp_board_rev() - 1);
  429. }
  430. #endif