fit_spl_fpga.its 738 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2019 Intel Corporation <www.intel.com>
  4. *
  5. */
  6. /dts-v1/;
  7. / {
  8. description = "FIT image with FPGA bistream";
  9. #address-cells = <1>;
  10. images {
  11. fpga-periph-1 {
  12. description = "FPGA peripheral bitstream";
  13. data = /incbin/("../../../ghrd_10as066n2.periph.rbf");
  14. type = "fpga";
  15. arch = "arm";
  16. compression = "none";
  17. };
  18. fpga-core-1 {
  19. description = "FPGA core bitstream";
  20. data = /incbin/("../../../ghrd_10as066n2.core.rbf");
  21. type = "fpga";
  22. arch = "arm";
  23. compression = "none";
  24. };
  25. };
  26. configurations {
  27. default = "config-1";
  28. config-1 {
  29. description = "Boot with FPGA early IO release config";
  30. fpga = "fpga-periph-1", "fpga-core-1";
  31. };
  32. };
  33. };