Kconfig 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274
  1. config BITBANGMII
  2. bool "Bit-banged ethernet MII management channel support"
  3. config MV88E6352_SWITCH
  4. bool "Marvell 88E6352 switch support"
  5. menuconfig PHYLIB
  6. bool "Ethernet PHY (physical media interface) support"
  7. depends on NET
  8. help
  9. Enable Ethernet PHY (physical media interface) support.
  10. if PHYLIB
  11. config PHY_ADDR_ENABLE
  12. bool "Limit phy address"
  13. default y if ARCH_SUNXI
  14. help
  15. Select this if you want to control which phy address is used
  16. if PHY_ADDR_ENABLE
  17. config PHY_ADDR
  18. int "PHY address"
  19. default 1 if ARCH_SUNXI
  20. default 0
  21. help
  22. The address of PHY on MII bus. Usually in range of 0 to 31.
  23. endif
  24. config B53_SWITCH
  25. bool "Broadcom BCM53xx (RoboSwitch) Ethernet switch PHY support."
  26. help
  27. Enable support for Broadcom BCM53xx (RoboSwitch) Ethernet switches.
  28. This currently supports BCM53125 and similar models.
  29. if B53_SWITCH
  30. config B53_CPU_PORT
  31. int "CPU port"
  32. default 8
  33. config B53_PHY_PORTS
  34. hex "Bitmask of PHY ports"
  35. endif # B53_SWITCH
  36. config MV88E61XX_SWITCH
  37. bool "Marvell MV88E61xx Ethernet switch PHY support."
  38. if MV88E61XX_SWITCH
  39. config MV88E61XX_CPU_PORT
  40. int "CPU Port"
  41. config MV88E61XX_PHY_PORTS
  42. hex "Bitmask of PHY Ports"
  43. config MV88E61XX_FIXED_PORTS
  44. hex "Bitmask of PHYless serdes Ports"
  45. endif # MV88E61XX_SWITCH
  46. config PHYLIB_10G
  47. bool "Generic 10G PHY support"
  48. menuconfig PHY_AQUANTIA
  49. bool "Aquantia Ethernet PHYs support"
  50. select PHY_GIGE
  51. select PHYLIB_10G
  52. config PHY_AQUANTIA_UPLOAD_FW
  53. bool "Aquantia firmware loading support"
  54. default n
  55. depends on PHY_AQUANTIA
  56. help
  57. Aquantia PHYs use firmware which can be either loaded automatically
  58. from storage directly attached to the phy or loaded by the boot loader
  59. via MDIO commands. The firmware is loaded from a file, specified by
  60. the PHY_AQUANTIA_FW_PART and PHY_AQUANTIA_FW_NAME options.
  61. config PHY_AQUANTIA_FW_PART
  62. string "Aquantia firmware partition"
  63. depends on PHY_AQUANTIA_UPLOAD_FW
  64. help
  65. Partition containing the firmware file.
  66. config PHY_AQUANTIA_FW_NAME
  67. string "Aquantia firmware filename"
  68. depends on PHY_AQUANTIA_UPLOAD_FW
  69. help
  70. Firmware filename.
  71. config PHY_ATHEROS
  72. bool "Atheros Ethernet PHYs support"
  73. config PHY_BROADCOM
  74. bool "Broadcom Ethernet PHYs support"
  75. config PHY_CORTINA
  76. bool "Cortina Ethernet PHYs support"
  77. choice
  78. prompt "Location of the Cortina firmware"
  79. default SYS_CORTINA_FW_IN_NOR
  80. depends on PHY_CORTINA
  81. config SYS_CORTINA_FW_IN_MMC
  82. bool "Cortina firmware in MMC"
  83. config SYS_CORTINA_FW_IN_NAND
  84. bool "Cortina firmware in NAND flash"
  85. config SYS_CORTINA_FW_IN_NOR
  86. bool "Cortina firmware in NOR flash"
  87. config SYS_CORTINA_FW_IN_REMOTE
  88. bool "Cortina firmware in remote device"
  89. config SYS_CORTINA_FW_IN_SPIFLASH
  90. bool "Cortina firmware in SPI flash"
  91. endchoice
  92. config PHY_DAVICOM
  93. bool "Davicom Ethernet PHYs support"
  94. config PHY_ET1011C
  95. bool "LSI TruePHY ET1011C support"
  96. config PHY_LXT
  97. bool "LXT971 Ethernet PHY support"
  98. config PHY_MARVELL
  99. bool "Marvell Ethernet PHYs support"
  100. config PHY_MESON_GXL
  101. bool "Amlogic Meson GXL Internal PHY support"
  102. config PHY_MICREL
  103. bool "Micrel Ethernet PHYs support"
  104. help
  105. Enable support for the GbE PHYs manufactured by Micrel (now
  106. a part of Microchip). This includes drivers for the KSZ804, KSZ8031,
  107. KSZ8051, KSZ8081, KSZ8895, KSZ886x and KSZ8721 (if "Micrel KSZ8xxx
  108. family support" is selected) and the KSZ9021 and KSZ9031 (if "Micrel
  109. KSZ90x1 family support" is selected).
  110. if PHY_MICREL
  111. config PHY_MICREL_KSZ9021
  112. bool
  113. select PHY_MICREL_KSZ90X1
  114. config PHY_MICREL_KSZ9031
  115. bool
  116. select PHY_MICREL_KSZ90X1
  117. config PHY_MICREL_KSZ90X1
  118. bool "Micrel KSZ90x1 family support"
  119. select PHY_GIGE
  120. help
  121. Enable support for the Micrel KSZ9021 and KSZ9031 GbE PHYs. If
  122. enabled, the extended register read/write for KSZ90x1 PHYs
  123. is supported through the 'mdio' command and any RGMII signal
  124. delays configured in the device tree will be applied to the
  125. PHY during initialization.
  126. config PHY_MICREL_KSZ8XXX
  127. bool "Micrel KSZ8xxx family support"
  128. help
  129. Enable support for the 8000 series 10/100 PHYs manufactured by Micrel
  130. (now a part of Microchip). This includes drivers for the KSZ804,
  131. KSZ8031, KSZ8051, KSZ8081, KSZ8895, KSZ886x, and KSZ8721.
  132. endif # PHY_MICREL
  133. config PHY_MSCC
  134. bool "Microsemi Corp Ethernet PHYs support"
  135. config PHY_NATSEMI
  136. bool "National Semiconductor Ethernet PHYs support"
  137. config PHY_REALTEK
  138. bool "Realtek Ethernet PHYs support"
  139. config RTL8211E_PINE64_GIGABIT_FIX
  140. bool "Fix gigabit throughput on some Pine64+ models"
  141. depends on PHY_REALTEK
  142. help
  143. Configure the Realtek RTL8211E found on some Pine64+ models differently to
  144. fix throughput on Gigabit links, turning off all internal delays in the
  145. process. The settings that this touches are not documented in the CONFREG
  146. section of the RTL8211E datasheet, but come from Realtek by way of the
  147. Pine64 engineering team.
  148. config RTL8211X_PHY_FORCE_MASTER
  149. bool "Ethernet PHY RTL8211x: force 1000BASE-T master mode"
  150. depends on PHY_REALTEK
  151. help
  152. Force master mode for 1000BASE-T on RTl8211x PHYs (except for RTL8211F).
  153. This can work around link stability and data corruption issues on gigabit
  154. links which can occur in slave mode on certain PHYs, e.g. on the
  155. RTL8211C(L).
  156. Please note that two directly connected devices (i.e. via crossover cable)
  157. will not be able to establish a link between each other if they both force
  158. master mode. Multiple devices forcing master mode when connected by a
  159. network switch do not pose a problem as the switch configures its affected
  160. ports into slave mode.
  161. This option only affects gigabit links. If you must establish a direct
  162. connection between two devices which both force master mode, try forcing
  163. the link speed to 100MBit/s.
  164. If unsure, say N.
  165. config RTL8211F_PHY_FORCE_EEE_RXC_ON
  166. bool "Ethernet PHY RTL8211F: do not stop receiving the xMII clock during LPI"
  167. depends on PHY_REALTEK
  168. default n
  169. help
  170. The IEEE 802.3az-2010 (EEE) standard provides a protocol to coordinate
  171. transitions to/from a lower power consumption level (Low Power Idle
  172. mode) based on link utilization. When no packets are being
  173. transmitted, the system goes to Low Power Idle mode to save power.
  174. Under particular circumstances this setting can cause issues where
  175. the PHY is unable to transmit or receive any packet when in LPI mode.
  176. The problem is caused when the PHY is configured to stop receiving
  177. the xMII clock while it is signaling LPI. For some PHYs the bit
  178. configuring this behavior is set by the Linux kernel, causing the
  179. issue in U-Boot on reboot if the PHY retains the register value.
  180. Default n, which means that the PHY state is not changed. To work
  181. around the issues, change this setting to y.
  182. config PHY_SMSC
  183. bool "Microchip(SMSC) Ethernet PHYs support"
  184. config PHY_TERANETICS
  185. bool "Teranetics Ethernet PHYs support"
  186. config PHY_TI
  187. bool "Texas Instruments Ethernet PHYs support"
  188. config PHY_VITESSE
  189. bool "Vitesse Ethernet PHYs support"
  190. config PHY_XILINX
  191. bool "Xilinx Ethernet PHYs support"
  192. config PHY_XILINX_GMII2RGMII
  193. bool "Xilinx GMII to RGMII Ethernet PHYs support"
  194. help
  195. This adds support for Xilinx GMII to RGMII IP core. This IP acts
  196. as bridge between MAC connected over GMII and external phy that
  197. is connected over RGMII interface.
  198. config PHY_FIXED
  199. bool "Fixed-Link PHY"
  200. depends on DM_ETH
  201. help
  202. Fixed PHY is used for having a 'fixed-link' to another MAC with a direct
  203. connection (MII, RGMII, ...).
  204. There is nothing like autoneogation and so
  205. on, the link is always up with fixed speed and fixed duplex-setting.
  206. More information: doc/device-tree-bindings/net/fixed-link.txt
  207. config PHY_NCSI
  208. bool "NC-SI based PHY"
  209. depends on DM_ETH
  210. endif #PHYLIB