evb_rv1108.c 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C)Copyright 2016 Rockchip Electronics Co., Ltd
  4. * Authors: Andy Yan <andy.yan@rock-chips.com>
  5. */
  6. #include <common.h>
  7. #include <init.h>
  8. #include <syscon.h>
  9. #include <asm/io.h>
  10. #include <asm/arch-rockchip/clock.h>
  11. #include <asm/arch-rockchip/grf_rv1108.h>
  12. #include <asm/arch-rockchip/hardware.h>
  13. DECLARE_GLOBAL_DATA_PTR;
  14. int board_early_init_f(void)
  15. {
  16. struct rv1108_grf *grf;
  17. enum {
  18. GPIO3C3_SHIFT = 6,
  19. GPIO3C3_MASK = 3 << GPIO3C3_SHIFT,
  20. GPIO3C2_SHIFT = 4,
  21. GPIO3C2_MASK = 3 << GPIO3C2_SHIFT,
  22. GPIO2D2_SHIFT = 4,
  23. GPIO2D2_MASK = 3 << GPIO2D2_SHIFT,
  24. GPIO2D2_GPIO = 0,
  25. GPIO2D2_UART2_SOUT_M0,
  26. GPIO2D1_SHIFT = 2,
  27. GPIO2D1_MASK = 3 << GPIO2D1_SHIFT,
  28. GPIO2D1_GPIO = 0,
  29. GPIO2D1_UART2_SIN_M0,
  30. };
  31. grf = syscon_get_first_range(ROCKCHIP_SYSCON_GRF);
  32. /*evb board use UART2 m0 for debug*/
  33. rk_clrsetreg(&grf->gpio2d_iomux,
  34. GPIO2D2_MASK | GPIO2D1_MASK,
  35. GPIO2D2_UART2_SOUT_M0 << GPIO2D2_SHIFT |
  36. GPIO2D1_UART2_SIN_M0 << GPIO2D1_SHIFT);
  37. rk_clrreg(&grf->gpio3c_iomux, GPIO3C3_MASK | GPIO3C2_MASK);
  38. return 0;
  39. }
  40. int dram_init(void)
  41. {
  42. gd->ram_size = 0x8000000;
  43. return 0;
  44. }