imx8qm_mek.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2018 NXP
  4. */
  5. #include <common.h>
  6. #include <env.h>
  7. #include <errno.h>
  8. #include <linux/libfdt.h>
  9. #include <asm/io.h>
  10. #include <asm/gpio.h>
  11. #include <asm/arch/clock.h>
  12. #include <asm/arch/sci/sci.h>
  13. #include <asm/arch/imx8-pins.h>
  14. #include <asm/arch/iomux.h>
  15. #include <asm/arch/sys_proto.h>
  16. DECLARE_GLOBAL_DATA_PTR;
  17. #define UART_PAD_CTRL ((SC_PAD_CONFIG_OUT_IN << PADRING_CONFIG_SHIFT) | \
  18. (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
  19. (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
  20. (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
  21. static iomux_cfg_t uart0_pads[] = {
  22. SC_P_UART0_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  23. SC_P_UART0_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  24. };
  25. static void setup_iomux_uart(void)
  26. {
  27. imx8_iomux_setup_multiple_pads(uart0_pads, ARRAY_SIZE(uart0_pads));
  28. }
  29. int board_early_init_f(void)
  30. {
  31. sc_pm_clock_rate_t rate = SC_80MHZ;
  32. int ret;
  33. /* Set UART0 clock root to 80 MHz */
  34. ret = sc_pm_setup_uart(SC_R_UART_0, rate);
  35. if (ret)
  36. return ret;
  37. setup_iomux_uart();
  38. sc_pm_set_resource_power_mode(-1, SC_R_GPIO_5, SC_PM_PW_MODE_ON);
  39. return 0;
  40. }
  41. #if IS_ENABLED(CONFIG_DM_GPIO)
  42. static void board_gpio_init(void)
  43. {
  44. /* TODO */
  45. }
  46. #else
  47. static inline void board_gpio_init(void) {}
  48. #endif
  49. #if IS_ENABLED(CONFIG_FEC_MXC)
  50. #include <miiphy.h>
  51. int board_phy_config(struct phy_device *phydev)
  52. {
  53. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
  54. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
  55. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x00);
  56. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x82ee);
  57. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
  58. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
  59. if (phydev->drv->config)
  60. phydev->drv->config(phydev);
  61. return 0;
  62. }
  63. #endif
  64. int checkboard(void)
  65. {
  66. puts("Board: iMX8QM MEK\n");
  67. build_info();
  68. print_bootinfo();
  69. return 0;
  70. }
  71. int board_init(void)
  72. {
  73. /* Power up base board */
  74. sc_pm_set_resource_power_mode(-1, SC_R_BOARD_R1, SC_PM_PW_MODE_ON);
  75. board_gpio_init();
  76. return 0;
  77. }
  78. void detail_board_ddr_info(void)
  79. {
  80. puts("\nDDR ");
  81. }
  82. /*
  83. * Board specific reset that is system reset.
  84. */
  85. void reset_cpu(ulong addr)
  86. {
  87. /* TODO */
  88. }
  89. #ifdef CONFIG_OF_BOARD_SETUP
  90. int ft_board_setup(void *blob, bd_t *bd)
  91. {
  92. return 0;
  93. }
  94. #endif
  95. int board_mmc_get_env_dev(int devno)
  96. {
  97. return devno;
  98. }
  99. int board_late_init(void)
  100. {
  101. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  102. env_set("board_name", "MEK");
  103. env_set("board_rev", "iMX8QM");
  104. #endif
  105. return 0;
  106. }