turris_mox.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2018 Marek Behun <marek.behun@nic.cz>
  4. */
  5. #include <common.h>
  6. #include <asm/gpio.h>
  7. #include <asm/io.h>
  8. #include <dm.h>
  9. #include <clk.h>
  10. #include <env.h>
  11. #include <spi.h>
  12. #include <mvebu/comphy.h>
  13. #include <miiphy.h>
  14. #include <linux/string.h>
  15. #include <linux/libfdt.h>
  16. #include <fdt_support.h>
  17. #include "mox_sp.h"
  18. #define MAX_MOX_MODULES 10
  19. #define MOX_MODULE_SFP 0x1
  20. #define MOX_MODULE_PCI 0x2
  21. #define MOX_MODULE_TOPAZ 0x3
  22. #define MOX_MODULE_PERIDOT 0x4
  23. #define MOX_MODULE_USB3 0x5
  24. #define MOX_MODULE_PASSPCI 0x6
  25. #define ARMADA_37XX_NB_GPIO_SEL 0xd0013830
  26. #define ARMADA_37XX_SPI_CTRL 0xd0010600
  27. #define ARMADA_37XX_SPI_CFG 0xd0010604
  28. #define ARMADA_37XX_SPI_DOUT 0xd0010608
  29. #define ARMADA_37XX_SPI_DIN 0xd001060c
  30. #define PCIE_PATH "/soc/pcie@d0070000"
  31. DECLARE_GLOBAL_DATA_PTR;
  32. int dram_init(void)
  33. {
  34. gd->ram_base = 0;
  35. gd->ram_size = (phys_size_t)get_ram_size(0, 0x40000000);
  36. return 0;
  37. }
  38. int dram_init_banksize(void)
  39. {
  40. gd->bd->bi_dram[0].start = (phys_addr_t)0;
  41. gd->bd->bi_dram[0].size = gd->ram_size;
  42. return 0;
  43. }
  44. #if defined(CONFIG_OF_BOARD_FIXUP)
  45. int board_fix_fdt(void *blob)
  46. {
  47. u8 topology[MAX_MOX_MODULES];
  48. int i, size, node;
  49. bool enable;
  50. /*
  51. * SPI driver is not loaded in driver model yet, but we have to find out
  52. * if pcie should be enabled in U-Boot's device tree. Therefore we have
  53. * to read SPI by reading/writing SPI registers directly
  54. */
  55. writel(0x563fa, ARMADA_37XX_NB_GPIO_SEL);
  56. writel(0x10df, ARMADA_37XX_SPI_CFG);
  57. writel(0x2005b, ARMADA_37XX_SPI_CTRL);
  58. while (!(readl(ARMADA_37XX_SPI_CTRL) & 0x2))
  59. udelay(1);
  60. for (i = 0; i < MAX_MOX_MODULES; ++i) {
  61. writel(0x0, ARMADA_37XX_SPI_DOUT);
  62. while (!(readl(ARMADA_37XX_SPI_CTRL) & 0x2))
  63. udelay(1);
  64. topology[i] = readl(ARMADA_37XX_SPI_DIN) & 0xff;
  65. if (topology[i] == 0xff)
  66. break;
  67. topology[i] &= 0xf;
  68. }
  69. size = i;
  70. writel(0x5b, ARMADA_37XX_SPI_CTRL);
  71. if (size > 1 && (topology[1] == MOX_MODULE_PCI ||
  72. topology[1] == MOX_MODULE_USB3 ||
  73. topology[1] == MOX_MODULE_PASSPCI))
  74. enable = true;
  75. else
  76. enable = false;
  77. node = fdt_path_offset(blob, PCIE_PATH);
  78. if (node < 0) {
  79. printf("Cannot find PCIe node in U-Boot's device tree!\n");
  80. return 0;
  81. }
  82. if (fdt_setprop_string(blob, node, "status",
  83. enable ? "okay" : "disabled") < 0) {
  84. printf("Cannot %s PCIe in U-Boot's device tree!\n",
  85. enable ? "enable" : "disable");
  86. return 0;
  87. }
  88. return 0;
  89. }
  90. #endif
  91. int board_init(void)
  92. {
  93. /* address of boot parameters */
  94. gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
  95. return 0;
  96. }
  97. static int mox_do_spi(u8 *in, u8 *out, size_t size)
  98. {
  99. struct spi_slave *slave;
  100. struct udevice *dev;
  101. int ret;
  102. ret = spi_get_bus_and_cs(0, 1, 1000000, SPI_CPHA | SPI_CPOL,
  103. "spi_generic_drv", "moxtet@1", &dev,
  104. &slave);
  105. if (ret)
  106. goto fail;
  107. ret = spi_claim_bus(slave);
  108. if (ret)
  109. goto fail_free;
  110. ret = spi_xfer(slave, size * 8, out, in, SPI_XFER_ONCE);
  111. spi_release_bus(slave);
  112. fail_free:
  113. spi_free_slave(slave);
  114. fail:
  115. return ret;
  116. }
  117. static int mox_get_topology(const u8 **ptopology, int *psize, int *pis_sd)
  118. {
  119. static int is_sd;
  120. static u8 topology[MAX_MOX_MODULES - 1];
  121. static int size;
  122. u8 din[MAX_MOX_MODULES], dout[MAX_MOX_MODULES];
  123. int ret, i;
  124. if (size) {
  125. if (ptopology)
  126. *ptopology = topology;
  127. if (psize)
  128. *psize = size;
  129. if (pis_sd)
  130. *pis_sd = is_sd;
  131. return 0;
  132. }
  133. memset(din, 0, MAX_MOX_MODULES);
  134. memset(dout, 0, MAX_MOX_MODULES);
  135. ret = mox_do_spi(din, dout, MAX_MOX_MODULES);
  136. if (ret)
  137. return ret;
  138. if (din[0] == 0x10)
  139. is_sd = 1;
  140. else if (din[0] == 0x00)
  141. is_sd = 0;
  142. else
  143. return -ENODEV;
  144. for (i = 1; i < MAX_MOX_MODULES && din[i] != 0xff; ++i)
  145. topology[i - 1] = din[i] & 0xf;
  146. size = i - 1;
  147. if (ptopology)
  148. *ptopology = topology;
  149. if (psize)
  150. *psize = size;
  151. if (pis_sd)
  152. *pis_sd = is_sd;
  153. return 0;
  154. }
  155. int comphy_update_map(struct comphy_map *serdes_map, int count)
  156. {
  157. int ret, i, size, sfpindex = -1, swindex = -1;
  158. const u8 *topology;
  159. ret = mox_get_topology(&topology, &size, NULL);
  160. if (ret)
  161. return ret;
  162. for (i = 0; i < size; ++i) {
  163. if (topology[i] == MOX_MODULE_SFP && sfpindex == -1)
  164. sfpindex = i;
  165. else if ((topology[i] == MOX_MODULE_TOPAZ ||
  166. topology[i] == MOX_MODULE_PERIDOT) &&
  167. swindex == -1)
  168. swindex = i;
  169. }
  170. if (sfpindex >= 0 && swindex >= 0) {
  171. if (sfpindex < swindex)
  172. serdes_map[0].speed = PHY_SPEED_1_25G;
  173. else
  174. serdes_map[0].speed = PHY_SPEED_3_125G;
  175. } else if (sfpindex >= 0) {
  176. serdes_map[0].speed = PHY_SPEED_1_25G;
  177. } else if (swindex >= 0) {
  178. serdes_map[0].speed = PHY_SPEED_3_125G;
  179. }
  180. return 0;
  181. }
  182. #define SW_SMI_CMD_R(d, r) (0x9800 | (((d) & 0x1f) << 5) | ((r) & 0x1f))
  183. #define SW_SMI_CMD_W(d, r) (0x9400 | (((d) & 0x1f) << 5) | ((r) & 0x1f))
  184. static int sw_multi_read(struct mii_dev *bus, int sw, int dev, int reg)
  185. {
  186. bus->write(bus, sw, 0, 0, SW_SMI_CMD_R(dev, reg));
  187. mdelay(5);
  188. return bus->read(bus, sw, 0, 1);
  189. }
  190. static void sw_multi_write(struct mii_dev *bus, int sw, int dev, int reg,
  191. u16 val)
  192. {
  193. bus->write(bus, sw, 0, 1, val);
  194. bus->write(bus, sw, 0, 0, SW_SMI_CMD_W(dev, reg));
  195. mdelay(5);
  196. }
  197. static int sw_scratch_read(struct mii_dev *bus, int sw, int reg)
  198. {
  199. sw_multi_write(bus, sw, 0x1c, 0x1a, (reg & 0x7f) << 8);
  200. return sw_multi_read(bus, sw, 0x1c, 0x1a) & 0xff;
  201. }
  202. static void sw_led_write(struct mii_dev *bus, int sw, int port, int reg,
  203. u16 val)
  204. {
  205. sw_multi_write(bus, sw, port, 0x16, 0x8000 | ((reg & 7) << 12)
  206. | (val & 0x7ff));
  207. }
  208. static void sw_blink_leds(struct mii_dev *bus, int peridot, int topaz)
  209. {
  210. int i, p;
  211. struct {
  212. int port;
  213. u16 val;
  214. int wait;
  215. } regs[] = {
  216. { 2, 0xef, 1 }, { 2, 0xfe, 1 }, { 2, 0x33, 0 },
  217. { 4, 0xef, 1 }, { 4, 0xfe, 1 }, { 4, 0x33, 0 },
  218. { 3, 0xfe, 1 }, { 3, 0xef, 1 }, { 3, 0x33, 0 },
  219. { 1, 0xfe, 1 }, { 1, 0xef, 1 }, { 1, 0x33, 0 }
  220. };
  221. for (i = 0; i < 12; ++i) {
  222. for (p = 0; p < peridot; ++p) {
  223. sw_led_write(bus, 0x10 + p, regs[i].port, 0,
  224. regs[i].val);
  225. sw_led_write(bus, 0x10 + p, regs[i].port + 4, 0,
  226. regs[i].val);
  227. }
  228. if (topaz) {
  229. sw_led_write(bus, 0x2, 0x10 + regs[i].port, 0,
  230. regs[i].val);
  231. }
  232. if (regs[i].wait)
  233. mdelay(75);
  234. }
  235. }
  236. static void check_switch_address(struct mii_dev *bus, int addr)
  237. {
  238. if (sw_scratch_read(bus, addr, 0x70) >> 3 != addr)
  239. printf("Check of switch MDIO address failed for 0x%02x\n",
  240. addr);
  241. }
  242. static int sfp, pci, topaz, peridot, usb, passpci;
  243. static int sfp_pos, peridot_pos[3];
  244. static int module_count;
  245. static int configure_peridots(struct gpio_desc *reset_gpio)
  246. {
  247. int i, ret;
  248. u8 dout[MAX_MOX_MODULES];
  249. memset(dout, 0, MAX_MOX_MODULES);
  250. /* set addresses of Peridot modules */
  251. for (i = 0; i < peridot; ++i)
  252. dout[module_count - peridot_pos[i]] = (~i) & 3;
  253. /*
  254. * if there is a SFP module connected to the last Peridot module, set
  255. * the P10_SMODE to 1 for the Peridot module
  256. */
  257. if (sfp)
  258. dout[module_count - peridot_pos[i - 1]] |= 1 << 3;
  259. dm_gpio_set_value(reset_gpio, 1);
  260. mdelay(10);
  261. ret = mox_do_spi(NULL, dout, module_count + 1);
  262. mdelay(10);
  263. dm_gpio_set_value(reset_gpio, 0);
  264. mdelay(50);
  265. return ret;
  266. }
  267. static int get_reset_gpio(struct gpio_desc *reset_gpio)
  268. {
  269. int node;
  270. node = fdt_node_offset_by_compatible(gd->fdt_blob, 0, "cznic,moxtet");
  271. if (node < 0) {
  272. printf("Cannot find Moxtet bus device node!\n");
  273. return -1;
  274. }
  275. gpio_request_by_name_nodev(offset_to_ofnode(node), "reset-gpios", 0,
  276. reset_gpio, GPIOD_IS_OUT);
  277. if (!dm_gpio_is_valid(reset_gpio)) {
  278. printf("Cannot find reset GPIO for Moxtet bus!\n");
  279. return -1;
  280. }
  281. return 0;
  282. }
  283. int misc_init_r(void)
  284. {
  285. int ret;
  286. u8 mac1[6], mac2[6];
  287. ret = mbox_sp_get_board_info(NULL, mac1, mac2, NULL, NULL);
  288. if (ret < 0) {
  289. printf("Cannot read data from OTP!\n");
  290. return 0;
  291. }
  292. if (is_valid_ethaddr(mac1) && !env_get("ethaddr"))
  293. eth_env_set_enetaddr("ethaddr", mac1);
  294. if (is_valid_ethaddr(mac2) && !env_get("eth1addr"))
  295. eth_env_set_enetaddr("eth1addr", mac2);
  296. return 0;
  297. }
  298. static void mox_print_info(void)
  299. {
  300. int ret, board_version, ram_size;
  301. u64 serial_number;
  302. const char *pub_key;
  303. ret = mbox_sp_get_board_info(&serial_number, NULL, NULL, &board_version,
  304. &ram_size);
  305. if (ret < 0)
  306. return;
  307. printf("Turris Mox:\n");
  308. printf(" Board version: %i\n", board_version);
  309. printf(" RAM size: %i MiB\n", ram_size);
  310. printf(" Serial Number: %016llX\n", serial_number);
  311. pub_key = mox_sp_get_ecdsa_public_key();
  312. if (pub_key)
  313. printf(" ECDSA Public Key: %s\n", pub_key);
  314. else
  315. printf("Cannot read ECDSA Public Key\n");
  316. }
  317. int last_stage_init(void)
  318. {
  319. int ret, i;
  320. const u8 *topology;
  321. int is_sd;
  322. struct mii_dev *bus;
  323. struct gpio_desc reset_gpio = {};
  324. mox_print_info();
  325. ret = mox_get_topology(&topology, &module_count, &is_sd);
  326. if (ret) {
  327. printf("Cannot read module topology!\n");
  328. return 0;
  329. }
  330. printf(" SD/eMMC version: %s\n", is_sd ? "SD" : "eMMC");
  331. if (module_count)
  332. printf("Module Topology:\n");
  333. for (i = 0; i < module_count; ++i) {
  334. switch (topology[i]) {
  335. case MOX_MODULE_SFP:
  336. printf("% 4i: SFP Module\n", i + 1);
  337. break;
  338. case MOX_MODULE_PCI:
  339. printf("% 4i: Mini-PCIe Module\n", i + 1);
  340. break;
  341. case MOX_MODULE_TOPAZ:
  342. printf("% 4i: Topaz Switch Module (4-port)\n", i + 1);
  343. break;
  344. case MOX_MODULE_PERIDOT:
  345. printf("% 4i: Peridot Switch Module (8-port)\n", i + 1);
  346. break;
  347. case MOX_MODULE_USB3:
  348. printf("% 4i: USB 3.0 Module (4 ports)\n", i + 1);
  349. break;
  350. case MOX_MODULE_PASSPCI:
  351. printf("% 4i: Passthrough Mini-PCIe Module\n", i + 1);
  352. break;
  353. default:
  354. printf("% 4i: unknown (ID %i)\n", i + 1, topology[i]);
  355. }
  356. }
  357. /* now check if modules are connected in supported mode */
  358. for (i = 0; i < module_count; ++i) {
  359. switch (topology[i]) {
  360. case MOX_MODULE_SFP:
  361. if (sfp) {
  362. printf("Error: Only one SFP module is supported!\n");
  363. } else if (topaz) {
  364. printf("Error: SFP module cannot be connected after Topaz Switch module!\n");
  365. } else {
  366. sfp_pos = i;
  367. ++sfp;
  368. }
  369. break;
  370. case MOX_MODULE_PCI:
  371. if (pci) {
  372. printf("Error: Only one Mini-PCIe module is supported!\n");
  373. } else if (usb) {
  374. printf("Error: Mini-PCIe module cannot come after USB 3.0 module!\n");
  375. } else if (i && (i != 1 || !passpci)) {
  376. printf("Error: Mini-PCIe module should be the first connected module or come right after Passthrough Mini-PCIe module!\n");
  377. } else {
  378. ++pci;
  379. }
  380. break;
  381. case MOX_MODULE_TOPAZ:
  382. if (topaz) {
  383. printf("Error: Only one Topaz module is supported!\n");
  384. } else if (peridot >= 3) {
  385. printf("Error: At most two Peridot modules can come before Topaz module!\n");
  386. } else {
  387. ++topaz;
  388. }
  389. break;
  390. case MOX_MODULE_PERIDOT:
  391. if (sfp || topaz) {
  392. printf("Error: Peridot module must come before SFP or Topaz module!\n");
  393. } else if (peridot >= 3) {
  394. printf("Error: At most three Peridot modules are supported!\n");
  395. } else {
  396. peridot_pos[peridot] = i;
  397. ++peridot;
  398. }
  399. break;
  400. case MOX_MODULE_USB3:
  401. if (pci) {
  402. printf("Error: USB 3.0 module cannot come after Mini-PCIe module!\n");
  403. } else if (usb) {
  404. printf("Error: Only one USB 3.0 module is supported!\n");
  405. } else if (i && (i != 1 || !passpci)) {
  406. printf("Error: USB 3.0 module should be the first connected module or come right after Passthrough Mini-PCIe module!\n");
  407. } else {
  408. ++usb;
  409. }
  410. break;
  411. case MOX_MODULE_PASSPCI:
  412. if (passpci) {
  413. printf("Error: Only one Passthrough Mini-PCIe module is supported!\n");
  414. } else if (i != 0) {
  415. printf("Error: Passthrough Mini-PCIe module should be the first connected module!\n");
  416. } else {
  417. ++passpci;
  418. }
  419. }
  420. }
  421. /* now configure modules */
  422. if (get_reset_gpio(&reset_gpio) < 0)
  423. return 0;
  424. if (peridot > 0) {
  425. if (configure_peridots(&reset_gpio) < 0) {
  426. printf("Cannot configure Peridot modules!\n");
  427. peridot = 0;
  428. }
  429. } else {
  430. dm_gpio_set_value(&reset_gpio, 1);
  431. mdelay(50);
  432. dm_gpio_set_value(&reset_gpio, 0);
  433. mdelay(50);
  434. }
  435. if (peridot || topaz) {
  436. /*
  437. * now check if the addresses are set by reading Scratch & Misc
  438. * register 0x70 of Peridot (and potentially Topaz) modules
  439. */
  440. bus = miiphy_get_dev_by_name("neta@30000");
  441. if (!bus) {
  442. printf("Cannot get MDIO bus device!\n");
  443. } else {
  444. for (i = 0; i < peridot; ++i)
  445. check_switch_address(bus, 0x10 + i);
  446. if (topaz)
  447. check_switch_address(bus, 0x2);
  448. sw_blink_leds(bus, peridot, topaz);
  449. }
  450. }
  451. printf("\n");
  452. return 0;
  453. }