at91_udc.h 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2004 by Thomas Rathbone, HP Labs
  4. * Copyright (C) 2005 by Ivan Kokshaysky
  5. * Copyright (C) 2006 by SAN People
  6. */
  7. #ifndef AT91_UDC_H
  8. #define AT91_UDC_H
  9. /*
  10. * USB Device Port (UDP) registers.
  11. * Based on AT91RM9200 datasheet revision E.
  12. */
  13. #define AT91_UDP_FRM_NUM 0x00 /* Frame Number Register */
  14. #define AT91_UDP_NUM (0x7ff << 0) /* Frame Number */
  15. #define AT91_UDP_FRM_ERR (1 << 16) /* Frame Error */
  16. #define AT91_UDP_FRM_OK (1 << 17) /* Frame OK */
  17. #define AT91_UDP_GLB_STAT 0x04 /* Global State Register */
  18. #define AT91_UDP_FADDEN (1 << 0) /* Function Address Enable */
  19. #define AT91_UDP_CONFG (1 << 1) /* Configured */
  20. #define AT91_UDP_ESR (1 << 2) /* Enable Send Resume */
  21. #define AT91_UDP_RSMINPR (1 << 3) /* Resume has been sent */
  22. #define AT91_UDP_RMWUPE (1 << 4) /* Remote Wake Up Enable */
  23. #define AT91_UDP_FADDR 0x08 /* Function Address Register */
  24. #define AT91_UDP_FADD (0x7f << 0) /* Function Address Value */
  25. #define AT91_UDP_FEN (1 << 8) /* Function Enable */
  26. #define AT91_UDP_IER 0x10 /* Interrupt Enable Register */
  27. #define AT91_UDP_IDR 0x14 /* Interrupt Disable Register */
  28. #define AT91_UDP_IMR 0x18 /* Interrupt Mask Register */
  29. #define AT91_UDP_ISR 0x1c /* Interrupt Status Register */
  30. #define AT91_UDP_EP(n) (1 << (n)) /* Endpoint Interrupt Status */
  31. #define AT91_UDP_RXSUSP (1 << 8) /* USB Suspend Interrupt Status */
  32. #define AT91_UDP_RXRSM (1 << 9) /* USB Resume Interrupt Status */
  33. #define AT91_UDP_EXTRSM (1 << 10) /* External Resume Interrupt Status [AT91RM9200 only] */
  34. #define AT91_UDP_SOFINT (1 << 11) /* Start of Frame Interrupt Status */
  35. #define AT91_UDP_ENDBUSRES (1 << 12) /* End of Bus Reset Interrupt Status */
  36. #define AT91_UDP_WAKEUP (1 << 13) /* USB Wakeup Interrupt Status [AT91RM9200 only] */
  37. #define AT91_UDP_ICR 0x20 /* Interrupt Clear Register */
  38. #define AT91_UDP_RST_EP 0x28 /* Reset Endpoint Register */
  39. #define AT91_UDP_CSR(n) (0x30+((n)*4)) /* Endpoint Control/Status Registers 0-7 */
  40. #define AT91_UDP_TXCOMP (1 << 0) /* Generates IN packet with data previously written in DPR */
  41. #define AT91_UDP_RX_DATA_BK0 (1 << 1) /* Receive Data Bank 0 */
  42. #define AT91_UDP_RXSETUP (1 << 2) /* Send STALL to the host */
  43. #define AT91_UDP_STALLSENT (1 << 3) /* Stall Sent / Isochronous error (Isochronous endpoints) */
  44. #define AT91_UDP_TXPKTRDY (1 << 4) /* Transmit Packet Ready */
  45. #define AT91_UDP_FORCESTALL (1 << 5) /* Force Stall */
  46. #define AT91_UDP_RX_DATA_BK1 (1 << 6) /* Receive Data Bank 1 */
  47. #define AT91_UDP_DIR (1 << 7) /* Transfer Direction */
  48. #define AT91_UDP_EPTYPE (7 << 8) /* Endpoint Type */
  49. #define AT91_UDP_EPTYPE_CTRL (0 << 8)
  50. #define AT91_UDP_EPTYPE_ISO_OUT (1 << 8)
  51. #define AT91_UDP_EPTYPE_BULK_OUT (2 << 8)
  52. #define AT91_UDP_EPTYPE_INT_OUT (3 << 8)
  53. #define AT91_UDP_EPTYPE_ISO_IN (5 << 8)
  54. #define AT91_UDP_EPTYPE_BULK_IN (6 << 8)
  55. #define AT91_UDP_EPTYPE_INT_IN (7 << 8)
  56. #define AT91_UDP_DTGLE (1 << 11) /* Data Toggle */
  57. #define AT91_UDP_EPEDS (1 << 15) /* Endpoint Enable/Disable */
  58. #define AT91_UDP_RXBYTECNT (0x7ff << 16) /* Number of bytes in FIFO */
  59. #define AT91_UDP_FDR(n) (0x50+((n)*4)) /* Endpoint FIFO Data Registers 0-7 */
  60. #define AT91_UDP_TXVC 0x74 /* Transceiver Control Register */
  61. #define AT91_UDP_TXVC_TXVDIS (1 << 8) /* Transceiver Disable */
  62. #define AT91_UDP_TXVC_PUON (1 << 9) /* PullUp On [AT91SAM9260 only] */
  63. /*-------------------------------------------------------------------------*/
  64. /*
  65. * controller driver data structures
  66. */
  67. #define NUM_ENDPOINTS 6
  68. /*
  69. * hardware won't disable bus reset, or resume while the controller
  70. * is suspended ... watching suspend helps keep the logic symmetric.
  71. */
  72. #define MINIMUS_INTERRUPTUS \
  73. (AT91_UDP_ENDBUSRES | AT91_UDP_RXRSM | AT91_UDP_RXSUSP)
  74. struct at91_ep {
  75. struct usb_ep ep;
  76. struct list_head queue;
  77. struct at91_udc *udc;
  78. void __iomem *creg;
  79. unsigned maxpacket:16;
  80. u8 int_mask;
  81. unsigned is_pingpong:1;
  82. unsigned stopped:1;
  83. unsigned is_in:1;
  84. unsigned is_iso:1;
  85. unsigned fifo_bank:1;
  86. };
  87. struct at91_udc_caps {
  88. int (*init)(struct at91_udc *udc);
  89. void (*pullup)(struct at91_udc *udc, int is_on);
  90. };
  91. /*
  92. * driver is non-SMP, and just blocks IRQs whenever it needs
  93. * access protection for chip registers or driver state
  94. */
  95. struct at91_udc {
  96. struct usb_gadget gadget;
  97. struct at91_ep ep[NUM_ENDPOINTS];
  98. struct usb_gadget_driver *driver;
  99. const struct at91_udc_caps *caps;
  100. unsigned vbus:1;
  101. unsigned enabled:1;
  102. unsigned clocked:1;
  103. unsigned suspended:1;
  104. unsigned req_pending:1;
  105. unsigned wait_for_addr_ack:1;
  106. unsigned wait_for_config_ack:1;
  107. unsigned selfpowered:1;
  108. unsigned active_suspend:1;
  109. u8 addr;
  110. struct at91_udc_data board;
  111. void __iomem *udp_baseaddr;
  112. int udp_irq;
  113. spinlock_t lock;
  114. struct at91_matrix *matrix;
  115. };
  116. static inline struct at91_udc *to_udc(struct usb_gadget *g)
  117. {
  118. return container_of(g, struct at91_udc, gadget);
  119. }
  120. struct at91_request {
  121. struct usb_request req;
  122. struct list_head queue;
  123. };
  124. /*-------------------------------------------------------------------------*/
  125. #ifdef VERBOSE_DEBUG
  126. # define VDBG DBG
  127. #else
  128. # define VDBG(stuff...) do{}while(0)
  129. #endif
  130. #ifdef PACKET_TRACE
  131. # define PACKET VDBG
  132. #else
  133. # define PACKET(stuff...) do{}while(0)
  134. #endif
  135. #define ERR(stuff...) debug("udc: " stuff)
  136. #define WARNING(stuff...) debug("udc: " stuff)
  137. #define INFO(stuff...) debug("udc: " stuff)
  138. #define DBG(stuff...) debug("udc: " stuff)
  139. #endif