rockchip_dw_mmc.c 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (c) 2013 Google, Inc
  4. */
  5. #include <common.h>
  6. #include <clk.h>
  7. #include <dm.h>
  8. #include <dt-structs.h>
  9. #include <dwmmc.h>
  10. #include <errno.h>
  11. #include <mapmem.h>
  12. #include <pwrseq.h>
  13. #include <syscon.h>
  14. #include <asm/gpio.h>
  15. #include <asm/arch-rockchip/clock.h>
  16. #include <asm/arch-rockchip/periph.h>
  17. #include <linux/err.h>
  18. struct rockchip_mmc_plat {
  19. #if CONFIG_IS_ENABLED(OF_PLATDATA)
  20. struct dtd_rockchip_rk3288_dw_mshc dtplat;
  21. #endif
  22. struct mmc_config cfg;
  23. struct mmc mmc;
  24. };
  25. struct rockchip_dwmmc_priv {
  26. struct clk clk;
  27. struct dwmci_host host;
  28. int fifo_depth;
  29. bool fifo_mode;
  30. u32 minmax[2];
  31. };
  32. static uint rockchip_dwmmc_get_mmc_clk(struct dwmci_host *host, uint freq)
  33. {
  34. struct udevice *dev = host->priv;
  35. struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
  36. int ret;
  37. ret = clk_set_rate(&priv->clk, freq);
  38. if (ret < 0) {
  39. debug("%s: err=%d\n", __func__, ret);
  40. return ret;
  41. }
  42. return freq;
  43. }
  44. static int rockchip_dwmmc_ofdata_to_platdata(struct udevice *dev)
  45. {
  46. #if !CONFIG_IS_ENABLED(OF_PLATDATA)
  47. struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
  48. struct dwmci_host *host = &priv->host;
  49. host->name = dev->name;
  50. host->ioaddr = dev_read_addr_ptr(dev);
  51. host->buswidth = dev_read_u32_default(dev, "bus-width", 4);
  52. host->get_mmc_clk = rockchip_dwmmc_get_mmc_clk;
  53. host->priv = dev;
  54. /* use non-removeable as sdcard and emmc as judgement */
  55. if (dev_read_bool(dev, "non-removable"))
  56. host->dev_index = 0;
  57. else
  58. host->dev_index = 1;
  59. priv->fifo_depth = dev_read_u32_default(dev, "fifo-depth", 0);
  60. if (priv->fifo_depth < 0)
  61. return -EINVAL;
  62. priv->fifo_mode = dev_read_bool(dev, "fifo-mode");
  63. #ifdef CONFIG_SPL_BUILD
  64. if (!priv->fifo_mode)
  65. priv->fifo_mode = dev_read_bool(dev, "u-boot,spl-fifo-mode");
  66. #endif
  67. /*
  68. * 'clock-freq-min-max' is deprecated
  69. * (see https://github.com/torvalds/linux/commit/b023030f10573de738bbe8df63d43acab64c9f7b)
  70. */
  71. if (dev_read_u32_array(dev, "clock-freq-min-max", priv->minmax, 2)) {
  72. int val = dev_read_u32_default(dev, "max-frequency", -EINVAL);
  73. if (val < 0)
  74. return val;
  75. priv->minmax[0] = 400000; /* 400 kHz */
  76. priv->minmax[1] = val;
  77. } else {
  78. debug("%s: 'clock-freq-min-max' property was deprecated.\n",
  79. __func__);
  80. }
  81. #endif
  82. return 0;
  83. }
  84. static int rockchip_dwmmc_probe(struct udevice *dev)
  85. {
  86. struct rockchip_mmc_plat *plat = dev_get_platdata(dev);
  87. struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
  88. struct rockchip_dwmmc_priv *priv = dev_get_priv(dev);
  89. struct dwmci_host *host = &priv->host;
  90. struct udevice *pwr_dev __maybe_unused;
  91. int ret;
  92. #if CONFIG_IS_ENABLED(OF_PLATDATA)
  93. struct dtd_rockchip_rk3288_dw_mshc *dtplat = &plat->dtplat;
  94. host->name = dev->name;
  95. host->ioaddr = map_sysmem(dtplat->reg[0], dtplat->reg[1]);
  96. host->buswidth = dtplat->bus_width;
  97. host->get_mmc_clk = rockchip_dwmmc_get_mmc_clk;
  98. host->priv = dev;
  99. host->dev_index = 0;
  100. priv->fifo_depth = dtplat->fifo_depth;
  101. priv->fifo_mode = 0;
  102. priv->minmax[0] = 400000; /* 400 kHz */
  103. priv->minmax[1] = dtplat->max_frequency;
  104. ret = clk_get_by_index_platdata(dev, 0, dtplat->clocks, &priv->clk);
  105. if (ret < 0)
  106. return ret;
  107. #else
  108. ret = clk_get_by_index(dev, 0, &priv->clk);
  109. if (ret < 0)
  110. return ret;
  111. #endif
  112. host->fifoth_val = MSIZE(0x2) |
  113. RX_WMARK(priv->fifo_depth / 2 - 1) |
  114. TX_WMARK(priv->fifo_depth / 2);
  115. host->fifo_mode = priv->fifo_mode;
  116. #ifdef CONFIG_PWRSEQ
  117. /* Enable power if needed */
  118. ret = uclass_get_device_by_phandle(UCLASS_PWRSEQ, dev, "mmc-pwrseq",
  119. &pwr_dev);
  120. if (!ret) {
  121. ret = pwrseq_set_power(pwr_dev, true);
  122. if (ret)
  123. return ret;
  124. }
  125. #endif
  126. dwmci_setup_cfg(&plat->cfg, host, priv->minmax[1], priv->minmax[0]);
  127. host->mmc = &plat->mmc;
  128. host->mmc->priv = &priv->host;
  129. host->mmc->dev = dev;
  130. upriv->mmc = host->mmc;
  131. return dwmci_probe(dev);
  132. }
  133. static int rockchip_dwmmc_bind(struct udevice *dev)
  134. {
  135. struct rockchip_mmc_plat *plat = dev_get_platdata(dev);
  136. return dwmci_bind(dev, &plat->mmc, &plat->cfg);
  137. }
  138. static const struct udevice_id rockchip_dwmmc_ids[] = {
  139. { .compatible = "rockchip,rk2928-dw-mshc" },
  140. { .compatible = "rockchip,rk3288-dw-mshc" },
  141. { }
  142. };
  143. U_BOOT_DRIVER(rockchip_dwmmc_drv) = {
  144. .name = "rockchip_rk3288_dw_mshc",
  145. .id = UCLASS_MMC,
  146. .of_match = rockchip_dwmmc_ids,
  147. .ofdata_to_platdata = rockchip_dwmmc_ofdata_to_platdata,
  148. .ops = &dm_dwmci_ops,
  149. .bind = rockchip_dwmmc_bind,
  150. .probe = rockchip_dwmmc_probe,
  151. .priv_auto_alloc_size = sizeof(struct rockchip_dwmmc_priv),
  152. .platdata_auto_alloc_size = sizeof(struct rockchip_mmc_plat),
  153. };
  154. #ifdef CONFIG_PWRSEQ
  155. static int rockchip_dwmmc_pwrseq_set_power(struct udevice *dev, bool enable)
  156. {
  157. struct gpio_desc reset;
  158. int ret;
  159. ret = gpio_request_by_name(dev, "reset-gpios", 0, &reset, GPIOD_IS_OUT);
  160. if (ret)
  161. return ret;
  162. dm_gpio_set_value(&reset, 1);
  163. udelay(1);
  164. dm_gpio_set_value(&reset, 0);
  165. udelay(200);
  166. return 0;
  167. }
  168. static const struct pwrseq_ops rockchip_dwmmc_pwrseq_ops = {
  169. .set_power = rockchip_dwmmc_pwrseq_set_power,
  170. };
  171. static const struct udevice_id rockchip_dwmmc_pwrseq_ids[] = {
  172. { .compatible = "mmc-pwrseq-emmc" },
  173. { }
  174. };
  175. U_BOOT_DRIVER(rockchip_dwmmc_pwrseq_drv) = {
  176. .name = "mmc_pwrseq_emmc",
  177. .id = UCLASS_PWRSEQ,
  178. .of_match = rockchip_dwmmc_pwrseq_ids,
  179. .ops = &rockchip_dwmmc_pwrseq_ops,
  180. };
  181. #endif