atmel_usba_udc.h 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321
  1. /*
  2. * Register definition for Atmel USBA high speed USB device controller
  3. * [Original from Linux kernel: drivers/usb/gadget/atmel_usba_udc.h]
  4. *
  5. * Copyright (C) 2005-2013 Atmel Corporation
  6. * Bo Shen <voice.shen@atmel.com>
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef __LINUX_USB_GADGET_USBA_UDC_H__
  11. #define __LINUX_USB_GADGET_USBA_UDC_H__
  12. /* USB register offsets */
  13. #define USBA_CTRL 0x0000
  14. #define USBA_FNUM 0x0004
  15. #define USBA_INT_ENB 0x0010
  16. #define USBA_INT_STA 0x0014
  17. #define USBA_INT_CLR 0x0018
  18. #define USBA_EPT_RST 0x001c
  19. #define USBA_TST 0x00e0
  20. /* USB endpoint register offsets */
  21. #define USBA_EPT_CFG 0x0000
  22. #define USBA_EPT_CTL_ENB 0x0004
  23. #define USBA_EPT_CTL_DIS 0x0008
  24. #define USBA_EPT_CTL 0x000c
  25. #define USBA_EPT_SET_STA 0x0014
  26. #define USBA_EPT_CLR_STA 0x0018
  27. #define USBA_EPT_STA 0x001c
  28. /* USB DMA register offsets */
  29. #define USBA_DMA_NXT_DSC 0x0000
  30. #define USBA_DMA_ADDRESS 0x0004
  31. #define USBA_DMA_CONTROL 0x0008
  32. #define USBA_DMA_STATUS 0x000c
  33. /* Bitfields in CTRL */
  34. #define USBA_DEV_ADDR_OFFSET 0
  35. #define USBA_DEV_ADDR_SIZE 7
  36. #define USBA_FADDR_EN (1 << 7)
  37. #define USBA_EN_USBA (1 << 8)
  38. #define USBA_DETACH (1 << 9)
  39. #define USBA_REMOTE_WAKE_UP (1 << 10)
  40. #define USBA_PULLD_DIS (1 << 11)
  41. #define USBA_ENABLE_MASK (USBA_EN_USBA | USBA_PULLD_DIS)
  42. #define USBA_DISABLE_MASK USBA_DETACH
  43. /* Bitfields in FNUM */
  44. #define USBA_MICRO_FRAME_NUM_OFFSET 0
  45. #define USBA_MICRO_FRAME_NUM_SIZE 3
  46. #define USBA_FRAME_NUMBER_OFFSET 3
  47. #define USBA_FRAME_NUMBER_SIZE 11
  48. #define USBA_FRAME_NUM_ERROR (1 << 31)
  49. /* Bitfields in INT_ENB/INT_STA/INT_CLR */
  50. #define USBA_HIGH_SPEED (1 << 0)
  51. #define USBA_DET_SUSPEND (1 << 1)
  52. #define USBA_MICRO_SOF (1 << 2)
  53. #define USBA_SOF (1 << 3)
  54. #define USBA_END_OF_RESET (1 << 4)
  55. #define USBA_WAKE_UP (1 << 5)
  56. #define USBA_END_OF_RESUME (1 << 6)
  57. #define USBA_UPSTREAM_RESUME (1 << 7)
  58. #define USBA_EPT_INT_OFFSET 8
  59. #define USBA_EPT_INT_SIZE 16
  60. #define USBA_DMA_INT_OFFSET 24
  61. #define USBA_DMA_INT_SIZE 8
  62. /* Bitfields in EPT_RST */
  63. #define USBA_RST_OFFSET 0
  64. #define USBA_RST_SIZE 16
  65. /* Bitfields in USBA_TST */
  66. #define USBA_SPEED_CFG_OFFSET 0
  67. #define USBA_SPEED_CFG_SIZE 2
  68. #define USBA_TST_J_MODE (1 << 2)
  69. #define USBA_TST_K_MODE (1 << 3)
  70. #define USBA_TST_PKT_MODE (1 << 4)
  71. #define USBA_OPMODE2 (1 << 5)
  72. /* Bitfields in EPT_CFG */
  73. #define USBA_EPT_SIZE_OFFSET 0
  74. #define USBA_EPT_SIZE_SIZE 3
  75. #define USBA_EPT_DIR_IN (1 << 3)
  76. #define USBA_EPT_TYPE_OFFSET 4
  77. #define USBA_EPT_TYPE_SIZE 2
  78. #define USBA_BK_NUMBER_OFFSET 6
  79. #define USBA_BK_NUMBER_SIZE 2
  80. #define USBA_NB_TRANS_OFFSET 8
  81. #define USBA_NB_TRANS_SIZE 2
  82. #define USBA_EPT_MAPPED (1 << 31)
  83. /* Bitfields in EPT_CTL/EPT_CTL_ENB/EPT_CTL_DIS */
  84. #define USBA_EPT_ENABLE (1 << 0)
  85. #define USBA_AUTO_VALID (1 << 1)
  86. #define USBA_INTDIS_DMA (1 << 3)
  87. #define USBA_NYET_DIS (1 << 4)
  88. #define USBA_DATAX_RX (1 << 6)
  89. #define USBA_MDATA_RX (1 << 7)
  90. /* Bits 8-15 and 31 enable interrupts for respective bits in EPT_STA */
  91. #define USBA_BUSY_BANK_IE (1 << 18)
  92. /* Bitfields in EPT_SET_STA/EPT_CLR_STA/EPT_STA */
  93. #define USBA_FORCE_STALL (1 << 5)
  94. #define USBA_TOGGLE_CLR (1 << 6)
  95. #define USBA_TOGGLE_SEQ_OFFSET 6
  96. #define USBA_TOGGLE_SEQ_SIZE 2
  97. #define USBA_ERR_OVFLW (1 << 8)
  98. #define USBA_RX_BK_RDY (1 << 9)
  99. #define USBA_KILL_BANK (1 << 9)
  100. #define USBA_TX_COMPLETE (1 << 10)
  101. #define USBA_TX_PK_RDY (1 << 11)
  102. #define USBA_ISO_ERR_TRANS (1 << 11)
  103. #define USBA_RX_SETUP (1 << 12)
  104. #define USBA_ISO_ERR_FLOW (1 << 12)
  105. #define USBA_STALL_SENT (1 << 13)
  106. #define USBA_ISO_ERR_CRC (1 << 13)
  107. #define USBA_ISO_ERR_NBTRANS (1 << 13)
  108. #define USBA_NAK_IN (1 << 14)
  109. #define USBA_ISO_ERR_FLUSH (1 << 14)
  110. #define USBA_NAK_OUT (1 << 15)
  111. #define USBA_CURRENT_BANK_OFFSET 16
  112. #define USBA_CURRENT_BANK_SIZE 2
  113. #define USBA_BUSY_BANKS_OFFSET 18
  114. #define USBA_BUSY_BANKS_SIZE 2
  115. #define USBA_BYTE_COUNT_OFFSET 20
  116. #define USBA_BYTE_COUNT_SIZE 11
  117. #define USBA_SHORT_PACKET (1 << 31)
  118. /* Bitfields in DMA_CONTROL */
  119. #define USBA_DMA_CH_EN (1 << 0)
  120. #define USBA_DMA_LINK (1 << 1)
  121. #define USBA_DMA_END_TR_EN (1 << 2)
  122. #define USBA_DMA_END_BUF_EN (1 << 3)
  123. #define USBA_DMA_END_TR_IE (1 << 4)
  124. #define USBA_DMA_END_BUF_IE (1 << 5)
  125. #define USBA_DMA_DESC_LOAD_IE (1 << 6)
  126. #define USBA_DMA_BURST_LOCK (1 << 7)
  127. #define USBA_DMA_BUF_LEN_OFFSET 16
  128. #define USBA_DMA_BUF_LEN_SIZE 16
  129. /* Bitfields in DMA_STATUS */
  130. #define USBA_DMA_CH_ACTIVE (1 << 1)
  131. #define USBA_DMA_END_TR_ST (1 << 4)
  132. #define USBA_DMA_END_BUF_ST (1 << 5)
  133. #define USBA_DMA_DESC_LOAD_ST (1 << 6)
  134. /* Constants for SPEED_CFG */
  135. #define USBA_SPEED_CFG_NORMAL 0
  136. #define USBA_SPEED_CFG_FORCE_HIGH 2
  137. #define USBA_SPEED_CFG_FORCE_FULL 3
  138. /* Constants for EPT_SIZE */
  139. #define USBA_EPT_SIZE_8 0
  140. #define USBA_EPT_SIZE_16 1
  141. #define USBA_EPT_SIZE_32 2
  142. #define USBA_EPT_SIZE_64 3
  143. #define USBA_EPT_SIZE_128 4
  144. #define USBA_EPT_SIZE_256 5
  145. #define USBA_EPT_SIZE_512 6
  146. #define USBA_EPT_SIZE_1024 7
  147. /* Constants for EPT_TYPE */
  148. #define USBA_EPT_TYPE_CONTROL 0
  149. #define USBA_EPT_TYPE_ISO 1
  150. #define USBA_EPT_TYPE_BULK 2
  151. #define USBA_EPT_TYPE_INT 3
  152. /* Constants for BK_NUMBER */
  153. #define USBA_BK_NUMBER_ZERO 0
  154. #define USBA_BK_NUMBER_ONE 1
  155. #define USBA_BK_NUMBER_DOUBLE 2
  156. #define USBA_BK_NUMBER_TRIPLE 3
  157. /* Bit manipulation macros */
  158. #define USBA_BF(name, value) \
  159. (((value) & ((1 << USBA_##name##_SIZE) - 1)) \
  160. << USBA_##name##_OFFSET)
  161. #define USBA_BFEXT(name, value) \
  162. (((value) >> USBA_##name##_OFFSET) \
  163. & ((1 << USBA_##name##_SIZE) - 1))
  164. #define USBA_BFINS(name, value, old) \
  165. (((old) & ~(((1 << USBA_##name##_SIZE) - 1) \
  166. << USBA_##name##_OFFSET)) \
  167. | USBA_BF(name, value))
  168. /* Register access macros */
  169. #define usba_readl(udc, reg) \
  170. __raw_readl((udc)->regs + USBA_##reg)
  171. #define usba_writel(udc, reg, value) \
  172. __raw_writel((value), (udc)->regs + USBA_##reg)
  173. #define usba_ep_readl(ep, reg) \
  174. __raw_readl((ep)->ep_regs + USBA_EPT_##reg)
  175. #define usba_ep_writel(ep, reg, value) \
  176. __raw_writel((value), (ep)->ep_regs + USBA_EPT_##reg)
  177. #define usba_dma_readl(ep, reg) \
  178. __raw_readl((ep)->dma_regs + USBA_DMA_##reg)
  179. #define usba_dma_writel(ep, reg, value) \
  180. __raw_writel((value), (ep)->dma_regs + USBA_DMA_##reg)
  181. /* Calculate base address for a given endpoint or DMA controller */
  182. #define USBA_EPT_BASE(x) (0x100 + (x) * 0x20)
  183. #define USBA_DMA_BASE(x) (0x300 + (x) * 0x10)
  184. #define USBA_FIFO_BASE(x) ((x) << 16)
  185. /* Synth parameters */
  186. #define USBA_NR_ENDPOINTS 7
  187. #define EP0_FIFO_SIZE 64
  188. #define EP0_EPT_SIZE USBA_EPT_SIZE_64
  189. #define EP0_NR_BANKS 1
  190. #define DBG_ERR 0x0001 /* report all error returns */
  191. #define DBG_HW 0x0002 /* debug hardware initialization */
  192. #define DBG_GADGET 0x0004 /* calls to/from gadget driver */
  193. #define DBG_INT 0x0008 /* interrupts */
  194. #define DBG_BUS 0x0010 /* report changes in bus state */
  195. #define DBG_QUEUE 0x0020 /* debug request queue processing */
  196. #define DBG_FIFO 0x0040 /* debug FIFO contents */
  197. #define DBG_DMA 0x0080 /* debug DMA handling */
  198. #define DBG_REQ 0x0100 /* print out queued request length */
  199. #define DBG_ALL 0xffff
  200. #define DBG_NONE 0x0000
  201. #define DEBUG_LEVEL (DBG_ERR)
  202. #define DBG(level, fmt, ...) \
  203. do { \
  204. if ((level) & DEBUG_LEVEL) \
  205. debug("udc: " fmt, ## __VA_ARGS__); \
  206. } while (0)
  207. enum usba_ctrl_state {
  208. WAIT_FOR_SETUP,
  209. DATA_STAGE_IN,
  210. DATA_STAGE_OUT,
  211. STATUS_STAGE_IN,
  212. STATUS_STAGE_OUT,
  213. STATUS_STAGE_ADDR,
  214. STATUS_STAGE_TEST,
  215. };
  216. struct usba_dma_desc {
  217. dma_addr_t next;
  218. dma_addr_t addr;
  219. u32 ctrl;
  220. };
  221. struct usba_ep {
  222. int state;
  223. void *ep_regs;
  224. void *dma_regs;
  225. void *fifo;
  226. struct usb_ep ep;
  227. struct usba_udc *udc;
  228. struct list_head queue;
  229. u16 fifo_size;
  230. u8 nr_banks;
  231. u8 index;
  232. unsigned int can_dma:1;
  233. unsigned int can_isoc:1;
  234. unsigned int is_isoc:1;
  235. unsigned int is_in:1;
  236. const struct usb_endpoint_descriptor *desc;
  237. };
  238. struct usba_request {
  239. struct usb_request req;
  240. struct list_head queue;
  241. u32 ctrl;
  242. unsigned int submitted:1;
  243. unsigned int last_transaction:1;
  244. unsigned int using_dma:1;
  245. unsigned int mapped:1;
  246. };
  247. struct usba_udc {
  248. void *regs;
  249. void *fifo;
  250. struct usb_gadget gadget;
  251. struct usb_gadget_driver *driver;
  252. struct platform_device *pdev;
  253. int irq;
  254. int vbus_pin;
  255. int vbus_pin_inverted;
  256. int num_ep;
  257. struct usba_ep *usba_ep;
  258. u16 devstatus;
  259. u16 test_mode;
  260. int vbus_prev;
  261. };
  262. static inline struct usba_ep *to_usba_ep(struct usb_ep *ep)
  263. {
  264. return container_of(ep, struct usba_ep, ep);
  265. }
  266. static inline struct usba_request *to_usba_req(struct usb_request *req)
  267. {
  268. return container_of(req, struct usba_request, req);
  269. }
  270. static inline struct usba_udc *to_usba_udc(struct usb_gadget *gadget)
  271. {
  272. return container_of(gadget, struct usba_udc, gadget);
  273. }
  274. #define ep_is_control(ep) ((ep)->index == 0)
  275. #define ep_is_idle(ep) ((ep)->state == EP_STATE_IDLE)
  276. #endif /* __LINUX_USB_GADGET_USBA_UDC_H */